Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1078ATW/3V3/1J

Name: UJA1078ATW/3V3/1J
Brand: NXP Semiconductors
SKU: UJA1078ATW/3V3/1J
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1078ATW/3V3/1J

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1078ATW/3V3/1J.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,167

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1078ATW/3V3/1J from NXP Semiconductors is a high-speed CAN/dual LIN core System Basis Chip (SBC) integrating a 3.3 V/250 mA microcontroller voltage regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2/5-compliant HS-CAN transceiver, two LIN 2.2A transceivers, SPI interface, dual local wake-up inputs, and limp home output - deployed in automotive ECU power and communication subsystems.

For engineers reviewing the UJA1078ATW/3V3/1J datasheet, UJA1078ATW/3V3/1J pinout, UJA1078ATW/3V3/1J application, or UJA1078ATW/3V3/1J equivalent, this page delivers verified functional identity, HTSSOP32 package mapping, confirmed 32-pin configuration with circuit-role assignment, automotive-grade EMC/ESD specs, and validated alternative options for ECU system integration.

Technical Context

The UJA1078ATW/3V3/1J implements a deterministic state-machine system controller managing Off/Standby/Normal/Sleep/Overtemp modes with programmable transitions via SPI-controlled Mode_Control register (MC bits). It features independent clocking for its watchdog using an on-chip oscillator powered directly from VBAT - decoupled from V1/V2 supplies.

Its dual-bus architecture supports concurrent HS-CAN (up to 1 Mbps) and dual LIN (up to 20 kbit/s normal slope, 10.4 kbit/s low-slope) operation with bus-level wake-up detection in Lowpower mode. The SBC provides full diagnostic visibility via SPI-accessible WD_and_Status, Int_Status, and Int_Control registers, including per-peripheral interrupt enable/status and wake-source identification.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Interface	ISO 11898-2:2003 & ISO 11898-5:2006 compliant HS-CAN transceiver; supports 1 Mbps data rate and bus-floating behavior during power-off.
LIN Interfaces	Two independent LIN 2.2A transceivers compliant with SAE J2602; downward compatible to LIN 1.0; selectable low-slope mode for EMC optimization.
V1 Regulator	3.3 V ±2 % output, 250 mA max; supports external PNP transistor for thermal load sharing; undervoltage warning at 90 %, reset at 90 % or 70 % threshold.
V2 Regulator	Dedicated 5 V regulator for internal CAN transceiver; stable down to VBAT = 5.5 V during cranking; independently switchable.
Watchdog	Programmable window/timeout/off modes; default period 128 ms; triggered by SPI write to WD_and_Status register; clocked by on-chip VBAT-supplied oscillator.
SPI Interface	Full-duplex 16-bit SPI with read-only register access option; uses SCSN/SCK/SDI/SDO signals; sampling on falling edge, shifting on rising edge.
Package	HTSSOP32 (SOT549-1); 6.1 mm × 11 mm body; 0.65 mm pitch; exposed die pad for thermal/electrical performance.

Pinout & Package

UJA1078ATW/3V3/1J is housed in a 32-pin HTSSOP package (SOT549-1) with 0.65 mm lead pitch and thermally enhanced exposed die pad. Pin numbering follows standard counter-clockwise layout starting from pin 1 (TXDL2) at top-left corner.

Pin/Terminal	Circuit Role	Design Meaning
1 TXDL2	LIN2 transmit data input	Digital input driving LIN2 bus via internal transceiver; requires microcontroller TX output connection.
2 RXDL2	LIN2 receive data output	Digital output carrying LIN2 bus signal to microcontroller RX pin; active in Active/Lowpower modes.
3 TXDL1	LIN1 transmit data input	Digital input for LIN1 bus transmission; enables bidirectional LIN communication with peripheral nodes.
4 V1	Main regulator output	3.3 V ±2 % supply for microcontroller and peripherals; supports external PNP extension via VEXCTRL/VEXCC pins.
5 RXDL1	LIN1 receive data output	Digital output feeding LIN1 bus data to MCU; wake-up flag visible on this pin during Standby/Sleep.
6 RSTN	Bidirectional reset I/O	Open-drain output with internal pull-up; accepts MCU reset assertion and generates controlled SBC reset pulses (long/short).
7 INTN	Interrupt output	Active-low open-drain signal indicating V1/V2 UV, CAN/LIN/wake-up, cyclic, or power-on events per Int_Status register.
8 EN	Enable output	Drives HIGH in Normal mode when ENC bit = 1; used to control external safety-critical hardware power sequencing.
9 SDI	SPI data input	Receives register address/data from MCU; part of full-duplex SPI interface synchronized with SCK/SCSN.
10 SDO	SPI data output	Returns status/control data during SPI transaction; floats when SCSN is HIGH to avoid bus contention.
11 SCK	SPI clock input	Master-generated clock; default LOW for low-power idle; sampling occurs on falling edge.
12 SCSN	SPI chip select	Active-low enable for SPI communication; must be asserted before any SCK transition.
13 TXDC	CAN transmit data input	Connects to MCU CAN controller TX; drives differential CANH/CANL outputs via internal transceiver.
14 RXDC	CAN receive data output	Feeds CAN controller RX pin; reflects bus state; wake-up flag visible during Lowpower/Off modes.
16 WDOFF	Watchdog disable input	Hardware override: HIGH disables watchdog regardless of WMC setting; triggers software reset when asserted.
17 LIMP	Limp home output	Active-low open-drain output activated during Overtemp mode or via LHC bit; controls fail-safe hardware activation.
18 WAKE1	Local wake-up input 1	Analog input detecting external switch closure; sampling configurable (continuous or 16/64 ms via WBIAS/WBC).
19 WAKE2	Local wake-up input 2	Second analog wake source; independently configurable; supports edge-triggered interrupts (WI1/WI2 bits).
20 V2	CAN transceiver regulator	5 V output dedicated to internal CAN transceiver; improves EMC by isolating CAN supply from V1 domain.
21 CANH	CAN high bus line	Differential output connected to CAN bus; short-circuit proof to ±58 V; protected per ISO 7637-3.
22 CANL	CAN low bus line	Differential output paired with CANH; floating when power is off; supports common-mode stabilization via SPLIT.
24 SPLIT	CAN common-mode stabilization	Output driving external 4.7 nF capacitor to midpoint of termination resistor; reduces recessive-level ringing.
25 LIN1	LIN1 bus line	Single-wire bidirectional bus interface; includes integrated termination diode at DLIN pin for pull-up biasing.
26 DLIN	LIN termination diode connection	Analog output connecting to external 1 kΩ pull-up resistor; enables LIN bus termination without discrete diode.
27 LIN2	LIN2 bus line	Second independent LIN bus interface; electrically isolated from LIN1; supports separate slave networks.
28 WBIAS	Wake bias control output	Drives external transistor base for wake-up pin biasing; sampling time selectable (16 ms or 64 ms) via WBC bit.
29 VEXCC	External PNP collector sense	Analog input monitoring collector current of external PNP; enables precise current threshold detection for V1 extension.
31 VEXCTRL	External PNP base control	Analog output driving base of external PNP transistor; activates at V1 load current thresholds (50/85 mA typical).
32 BAT	Battery supply input	Main power input (4.5–27 V); powers all internal regulators and logic; supplies on-chip oscillator independently of V1/V2.

Key Features

Feature	Design Value
Integrated dual-bus transceivers	Single-chip solution combining HS-CAN + dual LIN 2.2A eliminates discrete transceiver count and PCB routing complexity in ECU designs.
Scalable 3.3 V microcontroller supply	V1 delivers regulated 3.3 V ±2 % at up to 250 mA; external PNP extension enables >1 A total current while distributing thermal load across PCB.
Independent CAN transceiver regulation	Dedicated V2 regulator isolates CAN bus power from microcontroller domain, significantly improving EMC immunity and bus stability.
Configurable low-power states	Three operational modes (Standby/Sleep/Normal) with programmable transceiver enable/disable and wake-up source selection reduce quiescent current to µA range.
Comprehensive diagnostics & control	SPI-accessible registers provide real-time status of V1/V2 UV, CAN/LIN wake events, temperature faults, and interrupt sources for robust ECU health monitoring.
Automotive-grade protection	±8 kV HBM / ±6 kV IEC 61000-4-2 ESD on bus/wake pins; ±58 V short-circuit tolerance; ISO 7637-3 transient protection ensures reliability in harsh vehicle environments.

Applications

Body Control Module (BCM)	Engine Control Unit (ECU)
Use Scenario: Centralized power and communication management for door locks, lighting, wipers, and HVAC actuators via LIN sub-buses and CAN backbone. IC Role / Device Role / Timing Role: Core SBC providing 3.3 V MCU supply, dual LIN physical layers for sensor/actuator clusters, and HS-CAN interface to gateway. Use Value: Reduces BOM count by replacing discrete CAN/LIN transceivers, LDOs, and watchdog ICs; enables coordinated wake-up across multiple LIN slaves.	Use Scenario: Power sequencing and bus interfacing for engine management MCU operating under wide battery voltage ranges (4.5–16 V) including cranking conditions. IC Role / Device Role / Timing Role: Ensures safe startup/shutdown, monitors V1/V2 undervoltage, detects overtemperature, and asserts LIMP output during critical failure. Use Value: Guarantees deterministic reset behavior and failsafe activation under fault conditions; maintains CAN/LIN wake capability even in Sleep mode.
Advanced Driver Assistance Systems (ADAS) Sensor Hub	Electric Power Steering (EPS) Control Unit
Use Scenario: Aggregating camera, radar, and ultrasonic sensor data via dual LIN buses while communicating fused results over CAN to central ADAS domain controller. IC Role / Device Role / Timing Role: Dual LIN transceivers manage distributed sensors; HS-CAN handles high-priority alerts; SPI enables runtime configuration of wake thresholds. Use Value: Enables low-latency, EMC-robust sensor communication with configurable wake-up sensitivity to minimize false triggers in noisy environments.	Use Scenario: Real-time torque control MCU requiring guaranteed power integrity, bus wake-up from sleep, and fail-safe limp-home activation upon motor or sensor fault. IC Role / Device Role / Timing Role: Provides stable 3.3 V supply with cranking support, monitors CAN bus activity for wake, and asserts LIMP to engage mechanical backup steering. Use Value: Meets ASIL-B functional safety requirements through independent watchdog, overtemperature shutdown, and diagnostic SPI interface.

Body Control Module (BCM)

Engine Control Unit (ECU)

Use Scenario: Centralized power and communication management for door locks, lighting, wipers, and HVAC actuators via LIN sub-buses and CAN backbone.

IC Role / Device Role / Timing Role: Core SBC providing 3.3 V MCU supply, dual LIN physical layers for sensor/actuator clusters, and HS-CAN interface to gateway.

Use Value: Reduces BOM count by replacing discrete CAN/LIN transceivers, LDOs, and watchdog ICs; enables coordinated wake-up across multiple LIN slaves.

Use Scenario: Power sequencing and bus interfacing for engine management MCU operating under wide battery voltage ranges (4.5–16 V) including cranking conditions.

IC Role / Device Role / Timing Role: Ensures safe startup/shutdown, monitors V1/V2 undervoltage, detects overtemperature, and asserts LIMP output during critical failure.

Use Value: Guarantees deterministic reset behavior and failsafe activation under fault conditions; maintains CAN/LIN wake capability even in Sleep mode.

Advanced Driver Assistance Systems (ADAS) Sensor Hub

Electric Power Steering (EPS) Control Unit

Use Scenario: Aggregating camera, radar, and ultrasonic sensor data via dual LIN buses while communicating fused results over CAN to central ADAS domain controller.

IC Role / Device Role / Timing Role: Dual LIN transceivers manage distributed sensors; HS-CAN handles high-priority alerts; SPI enables runtime configuration of wake thresholds.

Use Value: Enables low-latency, EMC-robust sensor communication with configurable wake-up sensitivity to minimize false triggers in noisy environments.

Use Scenario: Real-time torque control MCU requiring guaranteed power integrity, bus wake-up from sleep, and fail-safe limp-home activation upon motor or sensor fault.

IC Role / Device Role / Timing Role: Provides stable 3.3 V supply with cranking support, monitors CAN bus activity for wake, and asserts LIMP to engage mechanical backup steering.

Use Value: Meets ASIL-B functional safety requirements through independent watchdog, overtemperature shutdown, and diagnostic SPI interface.

Equivalent & Alternatives

The following parts are listed as comparable options for similar core SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UJA1076ATW/3V3/1J	Single-LIN variant; lacks second LIN transceiver and associated pins (RXDL2/TXDL2/LIN2/DLIN); identical V1/V2 regulators and CAN interface.	Suitable only for ECUs requiring one LIN sub-bus; cannot support dual-sensor networks or redundant LIN paths.	Select when cost reduction is prioritized and dual-LIN functionality is unnecessary; verify pin compatibility for LIN2-related traces.
TJA1044GT/3	Standalone HS-CAN transceiver only; no LIN, no regulators, no watchdog, no SPI; ISO 11898-2/5 compliant; 5 V supply required.	Requires external LDO, microcontroller power management, and separate LIN transceivers; increases component count and design complexity.	Choose only for minimal CAN-only nodes where full SBC integration is not needed; not a drop-in replacement for UJA1078ATW/3V3/1J.

Compared with UJA1078ATW/3V3/1J, UJA1076ATW/3V3/1J reduces integration depth by removing one LIN channel, while TJA1044GT/3 abandons system-level integration entirely - making both alternatives less suitable for new ECU designs requiring dual-LIN coordination, centralized power management, and embedded diagnostics.

Availability

UJA1078ATW/3V3/1J is available at Aetrix Electronics and suitable for automotive body control modules, engine control units, ADAS sensor hubs, and electric power steering systems requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for UJA1078ATW/3V3/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade mixed-signal ICs and functional safety compliance.

The UJA1078A product line delivers core System Basis Chips for automotive ECUs, designed to replace discrete power, interface, and supervision components with a single AEC-Q100 qualified device supporting ASIL-B development workflows.

FAQ

What is the primary function of the UJA1078ATW/3V3/1J in an automotive ECU?

The UJA1078ATW/3V3/1J serves as a core System Basis Chip that integrates a 3.3 V/250 mA microcontroller regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), an ISO 11898-2/5-compliant HS-CAN transceiver, two LIN 2.2A transceivers, SPI interface, watchdog, and limp home output. Its role is to consolidate ECU power management, bus communication, and system supervision into a single AEC-Q100 qualified device - reducing component count and improving reliability in automotive control units.

Does the UJA1078ATW/3V3/1J support both 3.3 V and 5 V microcontroller supplies?

No - the UJA1078ATW/3V3/1J is specifically the 3.3 V version of the UJA1078A family, as indicated by "/3V3" in the part number. It delivers a regulated 3.3 V ±2 % output at up to 250 mA on pin V1. The 5 V variant is designated UJA1078ATW/5, which is a separate orderable part with different output voltage and internal trimming.

How does the watchdog in the UJA1078ATW/3V3/1J operate, and can it be disabled?

The UJA1078ATW/3V3/1J watchdog operates in Window, Timeout, or Off modes, clocked by an on-chip oscillator powered from VBAT. Its period is programmable (8 ms to 4096 ms) via the NWP bits in the WD_and_Status register. It can be disabled either by setting WMC = 1 in Timeout mode during Standby, or permanently by asserting HIGH on the WDOFF pin - which also triggers a software-initiated system reset.

What is the purpose of the SPLIT pin on the UJA1078ATW/3V3/1J, and how is it used?

The SPLIT pin on the UJA1078ATW/3V3/1J outputs a stabilized common-mode voltage for the CAN bus, intended to drive a 4.7 nF capacitor connected to the midpoint of the 120 Ω termination resistor. This configuration reduces recessive-level bus ringing and improves signal integrity - especially in longer or unterminated CAN networks - without requiring external active components.

Can the UJA1078ATW/3V3/1J support remote firmware updates over the CAN bus?

Yes - the UJA1078ATW/3V3/1J explicitly supports remote flash programming via the CAN bus, as documented in its product data sheet. This capability relies on the integrated HS-CAN transceiver and SPI interface, enabling the microcontroller to receive and validate firmware images while maintaining communication with the vehicle network during update sequences.

UJA1078ATW/3V3/1J Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Applications:: -

Interface:: CAN, LIN

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1078ATW/3V3/1J FAQ

1.How can I place an order for UJA1078ATW/3V3/1J through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1078ATW/3V3/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1078ATW/3V3/1J reliable?

The price and inventory of UJA1078ATW/3V3/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1078ATW/3V3/1J is usually 5 days.

3.What payment methods are accepted for UJA1078ATW/3V3/1J?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1078ATW/3V3/1J transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1078ATW/3V3/1J?

UJA1078ATW/3V3/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1078ATW/3V3/1J order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1078ATW/3V3/1J?

For technical support, including UJA1078ATW/3V3/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1078ATW/3V3/1J requirements.

6.How does Aetrix verify that UJA1078ATW/3V3/1J is sourced from the original manufacturer or authorized distributors?

All UJA1078ATW/3V3/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1078ATW/3V3/1J meets industry standards.

7.What is the process for return or replacement of UJA1078ATW/3V3/1J?

All UJA1078ATW/3V3/1J units undergo pre-shipment inspection (PSI). If there is an issue with UJA1078ATW/3V3/1J, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1078ATW/3V3/1J part is unused and in its original packaging.

Return procedure for UJA1078ATW/3V3/1J:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…