Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1078ATW/5V0,118

Name: UJA1078ATW/5V0,118
Brand: NXP Semiconductors
SKU: UJA1078ATW/5V0,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1078ATW/5V0,118

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1078ATW/5V0,118.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,644

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1078ATW/5V0,118 from NXP Semiconductors is a high-speed CAN/dual LIN core System Basis Chip (SBC) integrating a 5 V/250 mA microcontroller regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2/5-compliant HS-CAN transceiver, two LIN 2.2A transceivers, SPI interface, and advanced watchdog - designed for automotive ECU power and communication management in engine control, body electronics, and chassis modules.

For engineers reviewing the UJA1078ATW/5V0,118 datasheet, UJA1078ATW/5V0,118 pinout, UJA1078ATW/5V0,118 application, or UJA1078ATW/5V0,118 equivalent, this page delivers verified functional identity, HTSSOP32 pin mapping, regulator accuracy (±2 %), wake-up source detection, limp home output behavior, and automotive-grade EMC/ESD specifications per ISO 7637-3, IEC 61000-4-2, and ISO 11898 standards.

Technical Context

The UJA1078ATW/5V0,118 implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp modes with programmable transitions via SPI-controlled Mode_Control register (MC bits). It features independent clocking: on-chip oscillator for watchdog timing and external microcontroller clock for SPI synchronization.

Its dual-regulator architecture isolates V1 (5 V ±2 %, 250 mA, extendable with PNP) from V2 (5 V, CAN-only supply), enabling stable microcontroller operation down to 4.5 V VBAT (ISO 16750-2 cranking) while maintaining CAN transceiver functionality above 5.5 V. Bus interfaces include HS-CAN with SPLIT pin for recessive level stabilization and two LIN transceivers with integrated termination diode (DLIN) and low-slope mode for EMC optimization.

Key Specifications

Parameter	Value and Actual Design Meaning
V1 Output Voltage	5.0 V ±2 % - powers microcontroller and peripherals with tight regulation across load and temperature.
V1 Max Current	250 mA - supports typical automotive MCU loads; external PNP extends current capability and spreads thermal dissipation.
CAN Compliance	ISO 11898-2:2003 & ISO 11898-5:2006 - ensures interoperability with TJA1042 and robustness in 1 Mbps automotive networks.
LIN Compliance	LIN 2.2A & SAE J2602 - backward compatible to LIN 1.0, enabling use in legacy and new sub-bus sensor/actuator nodes.
Watchdog Modes	Window, Timeout, Off - configurable via WD_and_Status register; default period 128 ms; independent on-chip oscillator clock source.
ESD Protection	±8 kV HBM, ±6 kV IEC 61000-4-2 on CAN/LIN/wake pins - meets automotive EMC requirements for harsh environments.
Package	HTSSOP32 (SOT549-1), 6.1 mm × 11 mm - thermally enhanced with exposed die pad for PCB heat sinking.

Pinout & Package

Package: HTSSOP32 (SOT549-1), 32-pin plastic thermal enhanced thin shrink small outline package, 0.65 mm pitch, 6.1 mm body width, exposed center pad for thermal and electrical grounding.

Pin/Terminal	Circuit Role	Design Meaning
BAT (32)	Battery input supply	Primary power source for SBC; supports operation down to 4.5 V during cranking (ISO 16750-2).
V1 (4)	Main regulator output	5 V ±2 % supply for MCU and peripherals; undervoltage warning at 90 %, reset at 90 % or 70 % nominal.
V2 (20)	CAN transceiver regulator	Dedicated 5 V supply for internal CAN PHY; independent of V1, improves EMC and enables CAN operation at VBAT ≥5.5 V.
RXDC (14) / TXDC (13)	CAN data interface	Digital-level signals to/from MCU's CAN controller; isolated from bus-side CANH/CANL by internal transceiver.
CANH (21) / CANL (22)	HS-CAN bus interface	Differential bus terminals compliant with ISO 11898-2; ±58 V short-circuit proof; protected per ISO 7637-3.
RXDL1 (5) / TXDL1 (3) / LIN1 (25)	LIN1 transceiver interface	Full-duplex LIN physical layer with integrated termination diode at DLIN (26); supports low-slope mode for EMC.
RXDL2 (2) / TXDL2 (1) / LIN2 (27)	LIN2 transceiver interface	Independent second LIN channel, identical functionality to LIN1; enables dual-sensor/actuator sub-networks.
WAKE1 (18) / WAKE2 (19)	Local wake-up inputs	Analog wake sources with programmable sampling (16/64 ms); bias controlled via WBIAS (28); detect switch closures.
INTN (7)	Interrupt output	Open-drain signal indicating V1/V2 undervoltage, CAN/LIN/local wake-up, cyclic, or power-on events.
RSTN (6)	Bidirectional reset	Drives LOW during SBC-initiated reset; accepts external reset pulses; programmable power-on reset length.
LIMP (17)	Limp home output	Active-low signal activated during Overtemp mode or software-triggered limp home; drives external fail-safe hardware.
SPI (SDI/SDO/SCK/SCSN)	Microcontroller interface	Full-duplex 16-bit SPI for configuration, status readback, and diagnostics; RO bit enables read-only register access.

Key Features

Feature	Design Value
Integrated dual-LIN + HS-CAN transceivers	Eliminates 5+ discrete components; reduces BOM count and board space while ensuring protocol compliance and bus protection.
Scalable 5 V/250 mA V1 regulator with PNP extension	Enables thermal distribution across PCB; selectable activation threshold (50/85 mA) avoids localized hot spots in high-current ECUs.
Independent V2 regulator for CAN transceiver	Decouples CAN bus stability from MCU supply fluctuations; maintains CAN communication integrity during V1 brownouts.
Programmable watchdog with window mode	Prevents runaway code execution with time-bound response windows; on-chip oscillator ensures timing independence from V1/V2.
Multi-source wake-up with source detection	Identifies exact trigger (CAN, LIN1, LIN2, WAKE1, WAKE2) via status registers, enabling precise diagnostic logging and low-power state recovery.
Limp home output with overtemperature activation	Automatically asserts LIMP (LOW) during chip overtemperature events, enabling immediate mechanical or electrical fail-safe action.

Applications

Engine Control Unit (ECU)	Body Control Module (BCM)
Use Scenario: Centralized power and communication management for fuel injection, ignition, and sensor fusion in gasoline/diesel powertrains. IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V supply to MCU, HS-CAN interface to powertrain network, and dual LIN for throttle position and knock sensor nodes. Use Value: Enables cranking operation down to 4.5 V VBAT while maintaining CAN communication and LIN sensor polling - critical for cold-start reliability.	Use Scenario: Power and bus interface for door modules, lighting controls, and HVAC actuators in distributed body electronics architecture. IC Role / Device Role / Timing Role: Dual-LIN master coordinating multiple slave sensors/actuators; HS-CAN gateway to central domain controller; V1 powers BCM MCU. Use Value: Reduces component count vs. discrete solutions; low-slope LIN mode minimizes radiated emissions in cabin-sensitive zones.
Chassis Control System	Advanced Driver Assistance Systems (ADAS) Sensor Hub
Use Scenario: Safety-critical ABS/ESC module requiring deterministic power sequencing, fault reporting, and fail-safe outputs. IC Role / Device Role / Timing Role: Provides safe startup behavior, overtemperature shutdown, limp home output (LIMP), and SPI-accessible status registers for ASIL-B diagnostics. Use Value: Meets ISO 26262 functional safety requirements via programmable watchdog, interrupt-driven fault detection, and controlled reset behavior.	Use Scenario: Consolidated interface for radar, camera, and ultrasonic sensors using mixed LIN and CAN connectivity in zonal architectures. IC Role / Device Role / Timing Role: Dual-LIN handles low-bandwidth sensor configuration; HS-CAN relays processed data to ADAS domain controller; V1 supplies sensor hub MCU. Use Value: Supports remote flash programming via CAN bus - enabling OTA updates for sensor calibration and firmware patches without physical access.

Engine Control Unit (ECU)

Body Control Module (BCM)

Use Scenario: Centralized power and communication management for fuel injection, ignition, and sensor fusion in gasoline/diesel powertrains.

IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V supply to MCU, HS-CAN interface to powertrain network, and dual LIN for throttle position and knock sensor nodes.

Use Value: Enables cranking operation down to 4.5 V VBAT while maintaining CAN communication and LIN sensor polling - critical for cold-start reliability.

Use Scenario: Power and bus interface for door modules, lighting controls, and HVAC actuators in distributed body electronics architecture.

IC Role / Device Role / Timing Role: Dual-LIN master coordinating multiple slave sensors/actuators; HS-CAN gateway to central domain controller; V1 powers BCM MCU.

Use Value: Reduces component count vs. discrete solutions; low-slope LIN mode minimizes radiated emissions in cabin-sensitive zones.

Chassis Control System

Advanced Driver Assistance Systems (ADAS) Sensor Hub

Use Scenario: Safety-critical ABS/ESC module requiring deterministic power sequencing, fault reporting, and fail-safe outputs.

IC Role / Device Role / Timing Role: Provides safe startup behavior, overtemperature shutdown, limp home output (LIMP), and SPI-accessible status registers for ASIL-B diagnostics.

Use Value: Meets ISO 26262 functional safety requirements via programmable watchdog, interrupt-driven fault detection, and controlled reset behavior.

Use Scenario: Consolidated interface for radar, camera, and ultrasonic sensors using mixed LIN and CAN connectivity in zonal architectures.

IC Role / Device Role / Timing Role: Dual-LIN handles low-bandwidth sensor configuration; HS-CAN relays processed data to ADAS domain controller; V1 supplies sensor hub MCU.

Use Value: Supports remote flash programming via CAN bus - enabling OTA updates for sensor calibration and firmware patches without physical access.

Equivalent & Alternatives

The following parts are listed as comparable options for similar core SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UJA1076ATW/5V0,118	Single-LIN variant; lacks second LIN transceiver and DLIN pin; identical V1/V2 regulators, CAN, SPI, and watchdog.	Used where only one LIN sub-bus is required (e.g., simpler body modules); not suitable for dual-sensor clusters.	Select UJA1076ATW/5V0,118 when LIN2 functionality is unnecessary - reduces cost and pin count without sacrificing core power or CAN performance.
TJA1044GT/3,118	Standalone HS-CAN transceiver only; no LIN, no regulators, no watchdog, no SPI - requires external MCU power and interface logic.	Applicable only as CAN PHY replacement; cannot replace full SBC functionality in ECU designs.	Choose TJA1044GT/3,118 only for CAN-only upgrades or retrofit scenarios where existing power/management circuitry remains unchanged.

Compared with UJA1078ATW/5V0,118, UJA1076ATW/5V0,118 reduces integration depth by removing LIN2 but retains identical power and CAN capabilities, whereas TJA1044GT/3,118 provides only physical-layer CAN signaling - requiring full external implementation of voltage regulation, wake-up logic, and microcontroller interfacing.

Availability

UJA1078ATW/5V0,118 is available at Aetrix Electronics and suitable for automotive engine control, body electronics, chassis systems, and ADAS sensor hubs requiring stable component supply, long-term lifecycle support, and AEC-Q100-qualified performance.

Supply support for UJA1078ATW/5V0,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.

The UJA1078A product line delivers integrated System Basis Chips for automotive ECUs, designed to replace discrete power, communication, and safety functions with single-chip solutions meeting ISO 26262, EMC, and environmental stress requirements.

FAQ

What is the primary function of the UJA1078ATW/5V0,118 in an automotive ECU?

The UJA1078ATW/5V0,118 serves as a core System Basis Chip that integrates power regulation (5 V/250 mA V1 and dedicated 5 V V2), HS-CAN and dual-LIN transceivers, SPI interface, watchdog, and safety features into a single HTSSOP32 package. It replaces discrete components in automotive ECUs to manage microcontroller supply, bus communication, wake-up logic, and fail-safe responses - all while meeting ISO 11898, LIN 2.2A, and AEC-Q100 requirements. The UJA1078ATW/5V0,118 enables compact, reliable, and standards-compliant ECU designs.

Does the UJA1078ATW/5V0,118 support remote firmware updates?

Yes, the UJA1078ATW/5V0,118 supports remote flash programming via the HS-CAN bus, allowing firmware updates to the connected microcontroller without physical access or debug interface connection. This capability relies on the integrated CAN transceiver and SPI-controlled configuration registers, enabling over-the-air (OTA) updates in deployed vehicles. The UJA1078ATW/5V0,118 itself does not store application firmware but provides the secure, robust communication path and power management needed for such operations.

How does the UJA1078ATW/5V0,118 handle overtemperature conditions?

When die temperature exceeds the overtemperature protection activation threshold (Tth(act)otp), the UJA1078ATW/5V0,118 enters Overtemp mode: V1 and V2 regulators shut off, bus transceivers enter high-resistive state, RSTN is driven LOW, and the LIMP pin is actively pulled LOW to trigger external fail-safe hardware. Recovery requires temperature to drop below the release threshold (Tth(rel)otp) before returning to Standby mode with a system reset. The UJA1078ATW/5V0,118 provides real-time thermal status via SPI-accessible registers for diagnostic logging.

Can the UJA1078ATW/5V0,118 operate during automotive battery cranking?

Yes, the UJA1078ATW/5V0,118 is designed for cranking conditions: its V1 regulator operates stably down to 4.5 V VBAT (per ISO 16750-2), and V2 remains functional down to 5.5 V VBAT. This ensures continuous microcontroller supply and CAN communication during engine start, even with significant battery voltage sag. The UJA1078ATW/5V0,118 maintains regulated 5 V output, undervoltage monitoring, and wake-up detection throughout cranking - critical for start-stop and cold-start reliability.

What is the role of the SPLIT pin on the UJA1078ATW/5V0,118?

The SPLIT pin (24) on the UJA1078ATW/5V0,118 stabilizes the recessive common-mode voltage on the HS-CAN bus by connecting to a split termination resistor network (typically two 60 Ω resistors to Vref). This reduces bus reflections and improves signal integrity, especially in longer or branched CAN topologies. It is a standard feature in ISO 11898-2-compliant transceivers and directly contributes to EMC robustness and bit error rate reduction. The UJA1078ATW/5V0,118 requires external passive components on SPLIT for optimal performance.

UJA1078ATW/5V0,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Applications:: -

Interface:: CAN, LIN

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1078ATW/5V0,118 FAQ

1.How can I place an order for UJA1078ATW/5V0,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1078ATW/5V0,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1078ATW/5V0,118 reliable?

The price and inventory of UJA1078ATW/5V0,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1078ATW/5V0,118 is usually 5 days.

3.What payment methods are accepted for UJA1078ATW/5V0,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1078ATW/5V0,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1078ATW/5V0,118?

UJA1078ATW/5V0,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1078ATW/5V0,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1078ATW/5V0,118?

For technical support, including UJA1078ATW/5V0,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1078ATW/5V0,118 requirements.

6.How does Aetrix verify that UJA1078ATW/5V0,118 is sourced from the original manufacturer or authorized distributors?

All UJA1078ATW/5V0,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1078ATW/5V0,118 meets industry standards.

7.What is the process for return or replacement of UJA1078ATW/5V0,118?

All UJA1078ATW/5V0,118 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1078ATW/5V0,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1078ATW/5V0,118 part is unused and in its original packaging.

Return procedure for UJA1078ATW/5V0,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…