Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1078ATW/5V0/WDJ

Name: UJA1078ATW/5V0/WDJ
Brand: NXP Semiconductors
SKU: UJA1078ATW/5V0/WDJ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1078ATW/5V0/WDJ

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1078ATW/5V0/WDJ.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,998

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1078ATW/5V0/WDJ from NXP Semiconductors is a high-speed CAN/dual LIN core System Basis Chip (SBC) integrating a 5 V/250 mA microcontroller voltage regulator (V1), a dedicated 5 V CAN transceiver regulator (V2), ISO 11898-2/5-compliant HS-CAN transceiver, two LIN 2.2A transceivers, SPI interface, advanced watchdog with window/timeout modes, and limp home output - designed for automotive ECU power and communication management in engine control, body electronics, and chassis modules.

For engineers reviewing the UJA1078ATW/5V0/WDJ datasheet, UJA1078ATW/5V0/WDJ pinout, UJA1078ATW/5V0/WDJ application, or UJA1078ATW/5V0/WDJ equivalent, this page delivers verified functional identity, HTSSOP32 package mapping, confirmed 32-pin configuration with wake-up and diagnostic signaling roles, and validated automotive-grade electrical specifications including ±58 V bus fault tolerance, ±8 kV HBM ESD, and ISO 7637-3 transient protection.

Technical Context

The UJA1078ATW/5V0/WDJ implements a dual-domain power architecture: V1 supplies the MCU at 5 V ±2% with external PNP extension capability, while V2 independently powers the integrated CAN transceiver to enhance EMC performance and isolate bus noise from the MCU supply. Its system controller manages four operational states - Off, Standby, Normal, and Sleep - with deterministic transitions triggered by battery voltage thresholds, bus activity, or local wake-up inputs.

Communication is handled via full-duplex SPI (16-bit, SCSN/SCK/SDI/SDO) supporting register read/write access and status reporting; the watchdog uses an on-chip oscillator independent of V1/V2, enabling reliable timeout detection during low-voltage cranking (VBAT ≥4.5 V). Both LIN transceivers support low-slope mode for optimized EMC and include integrated termination diodes at DLIN pins.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Interface	ISO 11898-2:2003 & ISO 11898-5:2006 compliant high-speed transceiver with floating bus pins in Off mode and SPLIT output for recessive level stabilization
LIN Interfaces	Two independent LIN 2.2A transceivers compliant with SAE J2602 and downward compatible to LIN 1.0; low-slope mode selectable for improved EMC
V1 Regulator	5 V ±2% output delivering up to 250 mA; supports external PNP transistor with programmable activation threshold (50/85 mA typical) for thermal load distribution
V2 Regulator	Dedicated 5 V regulator for internal CAN transceiver; switchable off to reduce quiescent current; operates down to VBAT = 5.5 V during cranking
Watchdog	Programmable window/timeout/off modes with on-chip oscillator clock source; default period 128 ms; deactivatable via WDOFF pin
Protection	±58 V short-circuit proof CAN/LIN bus pins; ±8 kV HBM / ±6 kV IEC 61000-4-2 ESD; ISO 7637-3 transient immunity; overtemperature shutdown
Package	HTSSOP32 (SOT549-1), 6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad for thermal dissipation

Pinout & Package

UJA1078ATW/5V0/WDJ is housed in a thermally enhanced HTSSOP32 (SOT549-1) package with 32 leads, 6.1 mm body width, 0.65 mm lead pitch, and an exposed die pad recommended for soldering to PCB ground for optimal thermal and electrical performance.

Pin/Terminal	Circuit Role	Design Meaning
BAT (32)	Battery supply input	Primary power source for SBC; enables operation down to 4.5 V during cold-cranking per ISO 7637/16750-2
V1 (4)	Main MCU supply output	5 V ±2% regulated output; supports external PNP extension via VEXCTRL/VEXCC pins for >250 mA loads
V2 (20)	CAN transceiver supply	Dedicated 5 V regulator output; electrically isolated from V1 to improve CAN EMC performance
CANH (21)/CANL (22)	HS-CAN bus interface	Differential high-speed CAN physical layer; bus pins float when powered off; SPLIT (24) stabilizes recessive common-mode level
LIN1 (25)/LIN2 (27)	Dual LIN bus interfaces	Independent LIN 2.2A transceivers; each includes integrated termination diode connection at DLIN (26)
WAKE1 (18)/WAKE2 (19)	Local wake-up inputs	Analog wake-up detection inputs; configurable sampling (16/64 ms) via WBIAS (28) and WSEn bits for low-current standby
RSTN (6)	Bidirectional reset	Open-drain reset signal to MCU; supports variable POR length and software-initiated system reset
INTN (7)	Interrupt output	Configurable interrupt pin signaling V1/V2 undervoltage, CAN/LIN/local wake-up, cyclic, and power-on events
LIMP (17)	Limp home control	Active-low output to activate fail-safe hardware during critical system faults; asserted automatically in Overtemp mode
WDOFF (16)	Watchdog disable	Digital input to permanently deactivate watchdog; overrides WMC register setting when pulled HIGH
SPI Signals (9–12)	Serial Peripheral Interface	Full-duplex SPI (SDI/SDO/SCK/SCSN) for register configuration, diagnostics, and status reporting with read-only access option

Key Features

Feature	Design Value
Integrated dual-domain power regulation	V1 (5 V/250 mA for MCU) and V2 (5 V for CAN) operate independently to decouple noise-sensitive CAN signaling from MCU supply
Automotive-grade bus protection	±58 V short-circuit tolerance on CAN/LIN pins plus ISO 7637-3 transient immunity ensures robustness in harsh vehicle environments
Intelligent wake-up architecture	Three wake-up sources (CAN, LIN, local pins) with source identification, synchronized sampling, and bias control (WBIAS) for ultra-low standby current
Fail-safe system monitoring	Overtemperature shutdown, V1/V2 undervoltage detection with interrupt generation, and automatic LIMP activation provide layered safety response
Configurable operational modes	Four deterministic states (Off/Standby/Normal/Sleep) with precise voltage- and temperature-triggered transitions for predictable ECU power sequencing

Applications

Engine Control Unit (ECU)	Body Control Module (BCM)
Use Scenario: Centralized power and communication management for diesel/gasoline engine controllers handling fuel injection, ignition timing, and sensor fusion. IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V MCU supply, HS-CAN backbone connectivity, dual LIN sub-bus control for throttle actuator and coolant fan, and fail-safe limp home activation during fault conditions. Use Value: Eliminates discrete regulators, CAN/LIN transceivers, and watchdog ICs - reducing BOM count by ≥7 components while maintaining ASIL-B compatible diagnostics and cranking resilience.	Use Scenario: Power and network interface for vehicle body electronics managing door locks, lighting, HVAC, and mirror controls. IC Role / Device Role / Timing Role: Dual-LIN master coordinating multiple slave nodes (e.g., seat module, window lift) over separate LIN buses while using HS-CAN for gateway communication with instrument cluster. Use Value: Enables simultaneous LIN bus wake-up and sleep coordination across subsystems with <10 µA standby current and guaranteed 5.5 V V2 operation during battery dips.
Chassis Control Unit	Advanced Driver Assistance Systems (ADAS) Sensor Hub
Use Scenario: Safety-critical ABS/ESC electronic control unit requiring deterministic power-up sequencing and fault containment. IC Role / Device Role / Timing Role: System basis chip delivering controlled MCU startup, independent CAN transceiver supply, and LIMP output to engage mechanical brake fallback upon detected overtemperature or undervoltage. Use Value: Meets ISO 26262 requirements through hardware-enforced safe states, overtemperature shutdown with hysteresis, and bidirectional RSTN with programmable POR timing.	Use Scenario: Consolidated power and interface for radar/camera sensor nodes requiring low-noise supply and synchronized wake-up. IC Role / Device Role / Timing Role: Provides clean 5 V V1 supply to imaging SoC, isolated V2 for CAN-based sensor fusion, and precise wake-up timing via WBIAS-controlled 16 ms sampling for ultralow-power radar sleep cycles. Use Value: Reduces sensor node quiescent current by 40% vs. discrete solutions through optimized low-slope LIN mode and synchronized wake biasing.

Engine Control Unit (ECU)

Body Control Module (BCM)

Use Scenario: Centralized power and communication management for diesel/gasoline engine controllers handling fuel injection, ignition timing, and sensor fusion.

IC Role / Device Role / Timing Role: Core SBC providing regulated 5 V MCU supply, HS-CAN backbone connectivity, dual LIN sub-bus control for throttle actuator and coolant fan, and fail-safe limp home activation during fault conditions.

Use Value: Eliminates discrete regulators, CAN/LIN transceivers, and watchdog ICs - reducing BOM count by ≥7 components while maintaining ASIL-B compatible diagnostics and cranking resilience.

Use Scenario: Power and network interface for vehicle body electronics managing door locks, lighting, HVAC, and mirror controls.

IC Role / Device Role / Timing Role: Dual-LIN master coordinating multiple slave nodes (e.g., seat module, window lift) over separate LIN buses while using HS-CAN for gateway communication with instrument cluster.

Use Value: Enables simultaneous LIN bus wake-up and sleep coordination across subsystems with <10 µA standby current and guaranteed 5.5 V V2 operation during battery dips.

Chassis Control Unit

Advanced Driver Assistance Systems (ADAS) Sensor Hub

Use Scenario: Safety-critical ABS/ESC electronic control unit requiring deterministic power-up sequencing and fault containment.

IC Role / Device Role / Timing Role: System basis chip delivering controlled MCU startup, independent CAN transceiver supply, and LIMP output to engage mechanical brake fallback upon detected overtemperature or undervoltage.

Use Value: Meets ISO 26262 requirements through hardware-enforced safe states, overtemperature shutdown with hysteresis, and bidirectional RSTN with programmable POR timing.

Use Scenario: Consolidated power and interface for radar/camera sensor nodes requiring low-noise supply and synchronized wake-up.

IC Role / Device Role / Timing Role: Provides clean 5 V V1 supply to imaging SoC, isolated V2 for CAN-based sensor fusion, and precise wake-up timing via WBIAS-controlled 16 ms sampling for ultralow-power radar sleep cycles.

Use Value: Reduces sensor node quiescent current by 40% vs. discrete solutions through optimized low-slope LIN mode and synchronized wake biasing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar core SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UJA1076ATW/5V0/WDJ	Single-LIN variant; lacks second LIN transceiver and DLIN pin; identical V1/V2 specs, CAN, watchdog, and HTSSOP32 package	Suitable only for ECUs requiring one LIN domain; not interchangeable where dual-LIN topology is mandatory	Select when LIN2 functionality is unused and BOM cost reduction is prioritized without sacrificing CAN or power features
TJA1128BK/0Z	Next-generation SBC with CAN FD, single LIN, higher integration (integrated CAN FD transceiver, 3x LDOs), different pinout and SPI register map	Targets CAN FD migration paths; requires PCB redesign and firmware adaptation due to non-pin-compatible layout and protocol changes	Choose for new CAN FD designs needing higher bandwidth; not a drop-in replacement for legacy UJA1078A-based systems

Compared with UJA1078ATW/5V0/WDJ, UJA1076ATW/5V0/WDJ reduces interface count but retains identical power and CAN performance, whereas TJA1128BK/0Z introduces CAN FD and architectural upgrades at the cost of full hardware and software incompatibility.

Availability

UJA1078ATW/5V0/WDJ is available at Aetrix Electronics and suitable for automotive engine control, body electronics, chassis systems, and ADAS sensor hubs requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for UJA1078ATW/5V0/WDJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in automotive networking and power management ICs.

The UJA1078ATW/5V0/WDJ belongs to NXP's core System Basis Chip product line, engineered specifically for automotive ECU consolidation - integrating power regulation, high-speed CAN, dual LIN, and safety monitoring into a single HTSSOP32 package for cost-sensitive, space-constrained control units.

FAQ

What is the nominal output voltage and accuracy of the main regulator (V1) in UJA1078ATW/5V0/WDJ?

The UJA1078ATW/5V0/WDJ features a 5 V main voltage regulator (V1) with ±2 % output voltage accuracy across temperature and load conditions. This precision enables reliable operation of automotive microcontrollers and peripherals without external trimming, and the regulator maintains stability down to VBAT = 4.5 V during engine cranking per ISO 16750-2.

Does UJA1078ATW/5V0/WDJ support both LIN 2.2A and earlier LIN protocol versions?

Yes, UJA1078ATW/5V0/WDJ supports LIN 2.2A compliance and is fully downward compatible with LIN 2.2, LIN 2.1, LIN 2.0, LIN 1.3, LIN 1.2, LIN 1.1, and LIN 1.0. Both integrated LIN transceivers maintain interoperability across these versions, and low-slope mode can be enabled for improved EMC performance in noisy automotive environments.

How does the watchdog function in UJA1078ATW/5V0/WDJ differ from basic timeout watchdogs?

The UJA1078ATW/5V0/WDJ implements a programmable advanced watchdog with three distinct modes: Window, Timeout, and Off. Unlike basic timeout watchdogs, its Window mode requires triggers within a defined time window (first half of period) to prevent reset - detecting both early and late software hangs. It uses an independent on-chip oscillator, ensuring reliability even during V1/V2 brownouts.

What protection features does UJA1078ATW/5V0/WDJ offer on its CAN and LIN bus pins?

UJA1078ATW/5V0/WDJ provides ±58 V short-circuit proof protection on all CANH, CANL, LIN1, LIN2, and wake-up pins; ±8 kV HBM and ±6 kV IEC 61000-4-2 ESD protection; and full immunity to transients per ISO 7637-3. These protections ensure uninterrupted operation in automotive environments with load dump, jump-start, and inductive switching events.

Can UJA1078ATW/5V0/WDJ operate with an external PNP transistor to increase current delivery beyond 250 mA?

Yes, UJA1078ATW/5V0/WDJ supports external PNP transistor augmentation of its V1 regulator via dedicated VEXCTRL (base control) and VEXCC (collector sense) pins. The activation threshold is programmable (50 mA or 85 mA typical), enabling thermal load distribution across the PCB and extending total current capability beyond 250 mA while maintaining tight 5 V ±2 % regulation.

UJA1078ATW/5V0/WDJ Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Applications:: -

Interface:: CAN, LIN

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1078ATW/5V0/WDJ FAQ

1.How can I place an order for UJA1078ATW/5V0/WDJ through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1078ATW/5V0/WDJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1078ATW/5V0/WDJ reliable?

The price and inventory of UJA1078ATW/5V0/WDJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1078ATW/5V0/WDJ is usually 5 days.

3.What payment methods are accepted for UJA1078ATW/5V0/WDJ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1078ATW/5V0/WDJ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1078ATW/5V0/WDJ?

UJA1078ATW/5V0/WDJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1078ATW/5V0/WDJ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1078ATW/5V0/WDJ?

For technical support, including UJA1078ATW/5V0/WDJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1078ATW/5V0/WDJ requirements.

6.How does Aetrix verify that UJA1078ATW/5V0/WDJ is sourced from the original manufacturer or authorized distributors?

All UJA1078ATW/5V0/WDJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1078ATW/5V0/WDJ meets industry standards.

7.What is the process for return or replacement of UJA1078ATW/5V0/WDJ?

All UJA1078ATW/5V0/WDJ units undergo pre-shipment inspection (PSI). If there is an issue with UJA1078ATW/5V0/WDJ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1078ATW/5V0/WDJ part is unused and in its original packaging.

Return procedure for UJA1078ATW/5V0/WDJ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…