Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1078TW/3V3,118

Name: UJA1078TW/3V3,118
Brand: NXP Semiconductors
SKU: UJA1078TW/3V3,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1078TW/3V3,118

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1078TW/3V3,118.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,171

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1078TW/3V3,118 from NXP Semiconductors is a core System Basis Chip (SBC) integrating a high-speed CAN transceiver (ISO 11898-2/5 compliant), two LIN 2.1 transceivers (SAE J2602 compliant), a 3.3 V/250 mA microcontroller voltage regulator, a dedicated 5 V CAN transceiver regulator, SPI interface, dual wake-up inputs, and limp home output - designed for automotive ECU power and communication management.

For engineers reviewing the UJA1078TW/3V3,118 datasheet, UJA1078TW/3V3,118 pinout, UJA1078TW/3V3,118 application, or UJA1078TW/3V3,118 equivalent, this SBC delivers deterministic system startup, bus-level wake-up detection (CAN/LIN/local), programmable watchdog with window/timeout modes, thermal shutdown protection, and ISO 7637-3 transient-hardened bus pins - critical for body control modules, gateway ECUs, and sensor actuator nodes requiring robust automotive-grade integration.

Technical Context

The UJA1078TW/3V3,118 implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, wake events, or thermal conditions. Its dual-regulator architecture isolates V1 (3.3 V MCU supply) from V2 (5 V CAN transceiver supply), enabling independent undervoltage monitoring and fault containment.

SPI communication uses full-duplex timing with register-mapped control (WD_and_Status, Mode_Control, Int_Control), supporting real-time diagnostics via interrupt flags (V1/V2 UV, CAN/LIN wake, cyclic, power-on) and configurable wake sampling (16 ms/64 ms). The CAN transceiver includes SPLIT pin for recessive bus stabilization and floating bus pins in power-off state per ISO 11898-5.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Interface	High-speed CAN transceiver compliant with ISO 11898-2 and ISO 11898-5; supports bus wake-up detection and SPLIT pin for recessive level stabilization.
LIN Interfaces	Dual LIN transceivers compliant with LIN 2.1, SAE J2602, and backward-compatible with LIN 2.0/1.3; include low-slope mode and integrated termination diode at DLIN.
V1 Regulator Output	3.3 V ±2 % (LIN master) / ±3 % (LIN slave); delivers up to 250 mA; supports external PNP transistor for thermal load sharing and selectable current threshold activation (50/85 mA).
V2 Regulator Output	5 V dedicated supply for on-chip CAN transceiver; undervoltage warning at 90 % nominal; switchable OFF to allow V1 or external supply for CAN.
Watchdog	Programmable watchdog with Window/Timeout/Off modes; clocked by on-chip oscillator; default period 128 ms; trigger via SPI write or WDOFF pin control.
Thermal & Safety	Overtemperature shutdown with hysteresis; limp home output (LIMP) activated on OTP event; ±58 V short-circuit proof CAN/LIN pins; ISO 7637-3 transient protection on BAT/CAN/LIN.
Package	HTSSOP32 (SOT549-1); 6.1 mm × 11 mm body; 0.65 mm pitch; exposed die pad for PCB heat dissipation; RoHS and dark green compliant.

Pinout & Package

Package: HTSSOP32 (SOT549-1), thermally enhanced thin shrink small outline package with 32 leads, 6.1 mm body width, 0.65 mm lead pitch, and exposed die pad for PCB thermal conduction.

Pin/Terminal	Circuit Role	Design Meaning
BAT (32)	Battery input supply	Primary power source for SBC; supports operation down to 4.5 V during cranking (ISO 16750-2 pulse 4b).
V1 (4)	Main regulator output	3.3 V supply for microcontroller and peripherals; ±2 % accuracy for LIN master applications; enables external PNP transistor via VEXCTRL/VEXCC.
V2 (20)	CAN transceiver regulator	5 V dedicated supply for internal CAN transceiver; independently monitored for undervoltage; can be disabled to reduce power.
RSTN (6)	Bidirectional reset I/O	Drives LOW during power-on, overtemperature, or watchdog overflow; supports variable reset pulse length for MCU compatibility.
INTN (7)	Interrupt output	Open-drain signal indicating pending events: V1/V2 undervoltage, CAN/LIN wake, cyclic interrupt, or power-on status.
WAKE1 (18), WAKE2 (19)	Local wake-up inputs	Digital wake sources with configurable sampling (16 ms/64 ms via WBIAS); support wake detection in Standby/Sleep modes.
LIMP (17)	Limp home control output	Active-LOW signal asserting hardware fail-safe behavior during overtemperature or critical system fault.
SPI (SDI/SDO/SCK/SCSN)	Serial Peripheral Interface	Full-duplex SPI for configuration, status readback, and diagnostic access; register-mapped with address bits A2–A0 and RO bit.
CANH/CANL (21/22)	CAN bus differential pair	High-speed CAN physical layer interface; floating when powered off; SPLIT (24) stabilizes recessive common-mode voltage.
LIN1/LIN2 (25/27)	LIN bus interfaces	Dual LIN physical layers; DLIN (26) connects integrated termination diode; low-slope mode reduces EMC emissions.

Key Features

Feature	Design Value
Integrated CAN + dual LIN transceivers	Reduces discrete component count in automotive ECUs while maintaining ISO 11898-2/5 and LIN 2.1 compliance with bus-level wake-up capability.
Independent V1/V2 regulators	Enables fault isolation: V1 (3.3 V) powers MCU/peripherals; V2 (5 V) powers CAN transceiver only - preventing single-point failure propagation.
Programmable watchdog with window mode	Prevents runaway code execution via time-bounded supervision window; configurable period (8–4096 ms) and automatic re-enable after interrupt.
Thermal and electrical robustness	±58 V short-circuit tolerant bus pins, ±8 kV HBM ESD, ISO 7637-3 transient protection, and overtemperature shutdown with hysteresis ensure reliability in harsh automotive environments.
Flexible power management states	Five operational modes (Off/Standby/Normal/Sleep/Overtemp) with controlled transitions, wake-source detection, and V1 retention in Standby for fast MCU restart.

Applications

Body Control Module (BCM)	Door Module ECU
Use Scenario: Centralized control of door locks, windows, mirrors, and interior lighting in passenger vehicles. IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 serves as the primary power and communication hub - supplying 3.3 V to the MCU, enabling CAN gateway functionality, and managing LIN sub-buses for mirror/window actuators. Use Value: Eliminates discrete CAN/LIN transceivers and LDOs, reducing BOM cost and PCB area while ensuring ISO-compliant bus wake-up and limp-home fail-safe response during thermal faults.	Use Scenario: Distributed ECU controlling power windows, central locking, and seat position memory in vehicle doors. IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 provides regulated 3.3 V power, dual LIN interfaces for actuator communication, local wake-up via door switch inputs, and CAN connectivity for diagnostics and parameter updates. Use Value: Enables ultra-low standby current (<100 µA) with full wake-up capability via LIN/CAN/local inputs, meeting OEM requirements for battery drain limits in parked vehicle states.
Roof Module Gateway	Seat Control Unit
Use Scenario: Roof-mounted module integrating sunroof, ambient lighting, and rain sensor data aggregation. IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 acts as the system basis chip - powering the MCU via V1, routing CAN messages to body domain, and interfacing with LIN slaves (lighting drivers, sensor ICs) using both LIN channels. Use Value: Dual LIN ports eliminate need for external LIN bridge ICs; SPLIT pin improves CAN bus signal integrity in electrically noisy roof harness environments.	Use Scenario: Motorized seat control unit managing position memory, heating, and massage functions. IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 supplies stable 3.3 V to the seat MCU, monitors CAN commands for seat movement, and communicates with LIN slave sensors (position, temperature) while providing limp-home output for mechanical lock engagement on fault. Use Value: Integrated limp home output (LIMP) directly drives safety-critical seat lock solenoids during overtemperature or MCU failure - no additional discrete logic required.

Body Control Module (BCM)

Door Module ECU

Use Scenario: Centralized control of door locks, windows, mirrors, and interior lighting in passenger vehicles.

IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 serves as the primary power and communication hub - supplying 3.3 V to the MCU, enabling CAN gateway functionality, and managing LIN sub-buses for mirror/window actuators.

Use Value: Eliminates discrete CAN/LIN transceivers and LDOs, reducing BOM cost and PCB area while ensuring ISO-compliant bus wake-up and limp-home fail-safe response during thermal faults.

Use Scenario: Distributed ECU controlling power windows, central locking, and seat position memory in vehicle doors.

IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 provides regulated 3.3 V power, dual LIN interfaces for actuator communication, local wake-up via door switch inputs, and CAN connectivity for diagnostics and parameter updates.

Use Value: Enables ultra-low standby current (<100 µA) with full wake-up capability via LIN/CAN/local inputs, meeting OEM requirements for battery drain limits in parked vehicle states.

Roof Module Gateway

Seat Control Unit

Use Scenario: Roof-mounted module integrating sunroof, ambient lighting, and rain sensor data aggregation.

IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 acts as the system basis chip - powering the MCU via V1, routing CAN messages to body domain, and interfacing with LIN slaves (lighting drivers, sensor ICs) using both LIN channels.

Use Value: Dual LIN ports eliminate need for external LIN bridge ICs; SPLIT pin improves CAN bus signal integrity in electrically noisy roof harness environments.

Use Scenario: Motorized seat control unit managing position memory, heating, and massage functions.

IC Role / Device Role / Timing Role: UJA1078TW/3V3,118 supplies stable 3.3 V to the seat MCU, monitors CAN commands for seat movement, and communicates with LIN slave sensors (position, temperature) while providing limp-home output for mechanical lock engagement on fault.

Use Value: Integrated limp home output (LIMP) directly drives safety-critical seat lock solenoids during overtemperature or MCU failure - no additional discrete logic required.

Equivalent & Alternatives

The following parts are listed as comparable options for similar automotive SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UJA1076TW/3V3,118	Single-LIN variant; lacks second LIN transceiver and DLIN pin; identical V1/V2 regulators, CAN, SPI, and watchdog functionality.	Suitable for simpler nodes where only one LIN sub-bus is required (e.g., basic lighting control), not dual-actuator systems like door modules.	Select UJA1076TW/3V3,118 only when dual-LIN is unnecessary - avoids over-specification and potential cost premium of unused interface.
TJA1043TK/3V3/1J	Standalone high-speed CAN transceiver with 3.3 V IO; no LIN, no regulators, no watchdog, no SPI - requires external MCU power and LIN interfaces.	Applicable only as CAN PHY replacement in designs already containing separate LIN transceivers, regulators, and supervision logic.	Choose TJA1043TK/3V3/1J only in modular architectures where system-level integration is handled externally - not as a drop-in replacement for UJA1078TW/3V3,118's full SBC functionality.

Compared with UJA1078TW/3V3,118, UJA1076TW/3V3,118 reduces integration depth by removing one LIN channel but retains identical power and CAN capabilities, while TJA1043TK/3V3/1J provides only the CAN PHY layer - requiring full external implementation of LIN, regulation, and supervision functions that UJA1078TW/3V3,118 integrates natively.

Availability

UJA1078TW/3V3,118 is available at Aetrix Electronics and suitable for automotive body electronics, gateway ECUs, and sensor actuator nodes requiring stable component supply across production lifecycles and stringent AEC-Q100-aligned quality standards.

Supply support for UJA1078TW/3V3,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade mixed-signal ICs and functional safety design.

The UJA1078TW/3V3,118 belongs to NXP's System Basis Chip product line, engineered specifically for automotive electronic control units requiring integrated power management, CAN/LIN networking, and fail-safe supervision in harsh operating environments.

FAQ

What is the nominal output voltage and accuracy of the V1 regulator in UJA1078TW/3V3,118?

The UJA1078TW/3V3,118 features a 3.3 V main voltage regulator (V1) with ±2 % output accuracy for LIN master applications and ±3 % for LIN slave applications. This precision ensures reliable MCU and peripheral operation under varying load and temperature conditions while meeting automotive LIN specification tolerances.

Does UJA1078TW/3V3,118 include an integrated watchdog, and what modes does it support?

Yes, UJA1078TW/3V3,118 includes an advanced independent watchdog clocked by an on-chip oscillator. It supports Window mode (time-bounded supervision), Timeout mode (cyclic or interrupt-triggered wake-up), and Off mode - all programmable via the WD_and_Status register with default period set to 128 ms.

How does the UJA1078TW/3V3,118 handle thermal faults, and what is the role of the LIMP pin?

Upon exceeding the overtemperature protection activation threshold, UJA1078TW/3V3,118 enters Overtemp mode, disables V1/V2 regulators, and drives the LIMP pin LOW to activate external fail-safe hardware (e.g., mechanical seat locks or brake hold circuits). Recovery requires chip temperature to fall below the release threshold before returning to Standby mode.

Can the UJA1078TW/3V3,118 operate with battery voltages below 5 V, and what is its minimum VBAT specification?

Yes, UJA1078TW/3V3,118 supports VBAT down to 4.5 V for V1 operation (e.g., during engine cranking per ISO 16750-2 pulse 4b) and down to 5.5 V for V2 operation (ISO 7637 pulse 4). This ensures uninterrupted MCU supply and CAN transceiver functionality under severe automotive battery sag conditions.

What are the key differences between UJA1078TW/3V3,118 and UJA1076TW/3V3,118?

UJA1078TW/3V3,118 integrates two LIN transceivers and a DLIN pin for integrated termination, while UJA1076TW/3V3,118 provides only one LIN channel and omits DLIN. All other features - 3.3 V V1 regulator, 5 V V2 regulator, CAN transceiver, SPI, watchdog, and package - are functionally identical between the two parts.

UJA1078TW/3V3,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: -

Interface:: CAN, LIN

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1078TW/3V3,118 FAQ

1.How can I place an order for UJA1078TW/3V3,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1078TW/3V3,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1078TW/3V3,118 reliable?

The price and inventory of UJA1078TW/3V3,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1078TW/3V3,118 is usually 5 days.

3.What payment methods are accepted for UJA1078TW/3V3,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1078TW/3V3,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1078TW/3V3,118?

UJA1078TW/3V3,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1078TW/3V3,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1078TW/3V3,118?

For technical support, including UJA1078TW/3V3,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1078TW/3V3,118 requirements.

6.How does Aetrix verify that UJA1078TW/3V3,118 is sourced from the original manufacturer or authorized distributors?

All UJA1078TW/3V3,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1078TW/3V3,118 meets industry standards.

7.What is the process for return or replacement of UJA1078TW/3V3,118?

All UJA1078TW/3V3,118 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1078TW/3V3,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1078TW/3V3,118 part is unused and in its original packaging.

Return procedure for UJA1078TW/3V3,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…