My Inquiry
My Account
NXP Semiconductors UJA1079ATW/3V3,118
- Part No.:
- UJA1079ATW/3V3,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1079ATW/3V3,118.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,284
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1079ATW/3V3,118 from NXP Semiconductors is a LIN core System Basis Chip (SBC) integrating a LIN 2.2A/SAE J2602 transceiver, 3.3 V ±2 % voltage regulator delivering up to 250 mA, advanced independent watchdog with Window/Timeout/Off modes, SPI interface, dual local wake-up inputs (WAKE1/WAKE2), and limp home output (LIMP). It replaces discrete ECU power, communication, and safety functions in automotive body electronics.
For engineers reviewing the UJA1079ATW/3V3,118 datasheet, UJA1079ATW/3V3,118 pinout, UJA1079ATW/3V3,118 application, or UJA1079ATW/3V3,118 equivalent, this page delivers verified functional architecture, thermal-aware regulator behavior, LIN bus fault protection (±58 V short-circuit, ISO 7637-3 transient immunity), and mode-controlled wake-up sequencing for ECU power management validation.
Technical Context
The UJA1079ATW/3V3,118 implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp transitions triggered by VBAT thresholds, LIN activity, wake-up pins, or temperature events. Its LIN transceiver supports low-slope mode (10.4 kbit/s) for EMC optimization and includes integrated termination diode at DLIN.
Power management combines V1 regulation with external PNP transistor control via VEXCTRL/VEXCC pins, enabling scalable current delivery and PCB-level thermal distribution. The watchdog uses an on-chip oscillator independent of V1, supporting programmable periods (8–4096 ms) and configurable reset behavior per mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LIN Compliance | LIN 2.2A and SAE J2602 compliant; backward compatible to LIN 1.0–2.2; ensures interoperability with legacy and modern LIN networks. |
| Voltage Regulator Output | 3.3 V ±2 % accuracy; delivers up to 250 mA; supports external PNP extension for thermal load sharing across PCB. |
| Watchdog Modes | Window, Timeout, and Off modes; programmable period (8–4096 ms); independent on-chip oscillator clock source. |
| Wake-up Inputs | Two analog inputs (WAKE1/WAKE2); configurable sampling (16 ms or 64 ms); wake-source detection and interrupt generation. |
| Bus Protection | ±58 V short-circuit proof LIN pin; ±8 kV HBM / ±6 kV IEC 61000-4-2 ESD; ISO 7637-3 transient immunity. |
| SPI Interface | 16-bit full-duplex SPI; register read/write access; status feedback on every write; supports diagnostics and configuration. |
| Thermal Package | HTSSOP32 (6.1 mm × 11 mm); exposed die pad; optimized thermal resistance for automotive under-hood environments. |
Pinout & Package
Package: HTSSOP32 (SOT549-1), plastic thermal enhanced thin shrink small outline package; 32 leads; 0.65 mm pitch; 6.1 mm body width; exposed die pad for thermal and electrical grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT (Pin 32) | Battery supply input | Accepts 4.5–27 V; powers internal circuitry and enables operation during cranking (ISO 16750-2). |
| V1 (Pin 4) | Regulated output | 3.3 V ±2 % supply for microcontroller and peripherals; undervoltage warning/reset at 90 % or 70 % nominal. |
| LIN (Pin 25) | LIN bus line interface | Bi-directional AIO pin; connects directly to LIN bus; supports active/low-power/off states per mode control. |
| DLIN (Pin 26) | LIN termination diode connection | Provides integrated termination path; eliminates need for external diode in standard LIN node designs. |
| RSTN (Pin 6) | Bidirectional reset I/O | Drives LOW on system faults; accepts external reset; pulse width selectable via external pull-up resistor. |
| INTN (Pin 7) | Interrupt output | Open-drain signal indicating V1 undervoltage, LIN/local wake-up, cyclic, or power-on events. |
| WAKE1/WAKE2 (Pins 18/19) | Local wake-up inputs | Analog inputs with programmable sampling; detect switch closures or sensor signals without MCU active. |
| LIMP (Pin 17) | Limp home output | Active-low fail-safe output; activates hardware-level fallback functionality during critical system failure. |
| SDI/SDO/SCK/SCSN (Pins 9/10/11/12) | SPI interface | Full-duplex serial link for register access, diagnostics, and real-time status reporting to MCU. |
| VEXCTRL/VEXCC (Pins 31/29) | External PNP control | VEXCTRL drives base; VEXCC monitors collector current; enables scalable current delivery beyond 250 mA. |
| WBIAS (Pin 28) | Wake-up bias control | Provides bias current for external wake-up switches; sampling time selectable (16 ms or 64 ms). |
| WDOFF (Pin 16) | Watchdog disable input | Hardware deactivation of watchdog; HIGH disables watchdog regardless of mode or register settings. |
Key Features
| Feature | Design Value |
|---|---|
| Advanced low-power concept | Standby current < 100 µA and Sleep current < 20 µA enable battery-sensitive automotive modules (e.g., door modules, seat controls). |
| Safe system start-up behavior | Controlled power sequencing ensures microcontroller receives stable V1 before release from reset; prevents brown-out lockup. |
| Detailed status reporting | Register-accessible flags for V1 status, wake-source identification, LIN activity, and interrupt sources support robust diagnostics. |
| Overtemperature shutdown | Automatic transition to Overtemp mode at Tth(act)otp; LIMP activation and RSTN assertion ensure fail-safe response to thermal runaway. |
| Configurable LIN slope | Selectable normal (20 kbit/s) or low-slope (10.4 kbit/s) mode via LSC bit; reduces EMI in noise-sensitive vehicle domains. |
Applications
| Body Control Module (BCM) | Roof Module |
|---|---|
|
Use Scenario: Centralized control of door locks, windows, mirrors, and interior lighting in passenger vehicles. IC Role / Device Role / Timing Role: Core SBC providing regulated 3.3 V power, LIN communication, and wake-up supervision for MCU and peripheral drivers. Use Value: Eliminates discrete regulators, transceivers, and watchdog ICs; reduces BOM count and PCB area while meeting ISO 11898-4 EMC requirements. |
Use Scenario: Integrated sunroof, ambient lighting, and rain sensor control in overhead console assemblies. IC Role / Device Role / Timing Role: LIN SBC managing power sequencing, bus wake-up, and limp-home activation for safety-critical roof functions. Use Value: Enables ultra-low standby current (<100 µA) to preserve battery during long-term vehicle parking; supports ISO 7637-3 transient resilience. |
| Seat Control Unit | Trunk/Liftgate Module |
|
Use Scenario: Motorized seat position memory, heating, and ventilation control with LIN connectivity to BCM. IC Role / Device Role / Timing Role: Power management and communication hub ensuring reliable MCU boot and LIN message handling during vehicle start-stop cycles. Use Value: V1 regulator operates down to 4.5 V during cranking; external PNP extension handles peak motor driver loads without thermal derating. |
Use Scenario: Actuated liftgate with anti-pinch sensing, LED lighting, and LIN-based status reporting to body domain controller. IC Role / Device Role / Timing Role: Fail-safe SBC delivering controlled reset, limp-home output activation, and wake-up via LIN or local switch. Use Value: LIMP output asserts LOW on overtemperature or V1 fault, triggering mechanical backup actuation; meets ASIL-B functional safety intent. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1076ATW/3V3,118 | Single wake-up input (WAKE1 only); no LIMP output; identical LIN transceiver and 3.3 V regulator specs. | Targeted at cost-optimized modules where limp-home capability and dual wake-up are not required. | Select UJA1076ATW/3V3,118 when system-level fault containment does not mandate LIMP or second wake channel. |
| TLE9471-2ES | 5 V regulator only; integrates CAN transceiver alongside LIN; higher quiescent current in Standby (>150 µA). | Designed for mixed LIN/CAN gateways or nodes requiring dual-bus connectivity in powertrain or chassis domains. | Choose TLE9471-2ES only if CAN interface co-location is mandatory and 5 V MCU supply suffices. |
Compared with UJA1079ATW/3V3,118, UJA1076ATW/3V3,118 reduces feature set for cost-sensitive applications, while TLE9471-2ES adds CAN but sacrifices 3.3 V regulation and ultra-low standby current - making UJA1079ATW/3V3,118 optimal for dedicated 3.3 V LIN nodes demanding fail-safe limp-home and dual wake-up.
Availability
UJA1079ATW/3V3,118 is available at Aetrix Electronics and suitable for automotive body electronics, seat control units, and roof modules requiring stable component supply, AEC-Q100 qualification, and long-term production continuity.
Supply support for UJA1079ATW/3V3,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, with deep expertise in automotive networking and power management ICs.
The UJA1079ATW/3V3,118 belongs to NXP's LIN System Basis Chip family, engineered specifically for automotive ECU consolidation - reducing discrete component count while enhancing reliability, thermal performance, and functional safety readiness.
FAQ
What LIN protocol versions does the UJA1079ATW/3V3,118 support?
The UJA1079ATW/3V3,118 supports LIN 2.2A and SAE J2602 as primary standards, with full backward compatibility to LIN 2.2, LIN 2.1, LIN 2.0, and LIN 1.0–1.3. This ensures seamless integration into legacy and next-generation LIN networks without firmware or hardware adaptation for protocol layer changes.
Does the UJA1079ATW/3V3,118 include a watchdog, and how is it configured?
Yes, the UJA1079ATW/3V3,118 includes an advanced independent watchdog with Window, Timeout, and Off modes. It is configured via the WD_and_Status register (bits WMC and NWP) and can be disabled via the WDOFF pin. The default watchdog period is 128 ms, and its oscillator is powered independently from V1 for guaranteed operation during regulator faults.
Can the UJA1079ATW/3V3,118 supply more than 250 mA to the microcontroller?
Yes, the UJA1079ATW/3V3,118 supports extended current delivery beyond 250 mA using an external PNP transistor controlled via VEXCTRL and monitored via VEXCC. The threshold for activating the external transistor is programmable (50 mA or 85 mA rising edge), enabling scalable power delivery while distributing thermal load across the PCB.
How does the UJA1079ATW/3V3,118 handle overtemperature conditions?
When die temperature exceeds Tth(act)otp, the UJA1079ATW/3V3,118 enters Overtemp mode: V1 is disabled, LIN bus goes high-impedance, RSTN is driven LOW, and LIMP is asserted LOW. Exit requires temperature to fall below Tth(rel)otp hysteresis, after which a system reset occurs and the device returns to Standby mode - ensuring fail-safe thermal protection.
What is the purpose of the LIMP pin on the UJA1079ATW/3V3,118?
The LIMP pin on the UJA1079ATW/3V3,118 is an active-low fail-safe output that activates during critical failures - including overtemperature, V1 undervoltage, or software-detected system faults. When asserted, it triggers hardware-level 'limp home' functionality (e.g., mechanical backup actuation), supporting ASIL-B safety goals without MCU intervention.
UJA1079ATW/3V3,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1079ATW/3V3,118 FAQ
1.How can I place an order for UJA1079ATW/3V3,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1079ATW/3V3,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1079ATW/3V3,118 reliable?
The price and inventory of UJA1079ATW/3V3,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1079ATW/3V3,118 is usually 5 days.
3.What payment methods are accepted for UJA1079ATW/3V3,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1079ATW/3V3,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1079ATW/3V3,118?
UJA1079ATW/3V3,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1079ATW/3V3,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1079ATW/3V3,118?
For technical support, including UJA1079ATW/3V3,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1079ATW/3V3,118 requirements.
6.How does Aetrix verify that UJA1079ATW/3V3,118 is sourced from the original manufacturer or authorized distributors?
All UJA1079ATW/3V3,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1079ATW/3V3,118 meets industry standards.
7.What is the process for return or replacement of UJA1079ATW/3V3,118?
All UJA1079ATW/3V3,118 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1079ATW/3V3,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1079ATW/3V3,118 part is unused and in its original packaging.
Return procedure for UJA1079ATW/3V3,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1079ATW/3V3,118 Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
