My Inquiry
My Account
NXP Semiconductors UJA1079ATW/3V3WD,1
- Part No.:
- UJA1079ATW/3V3WD,1
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1079ATW/3V3WD,1.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1079ATW/3V3WD,1 from NXP Semiconductors is a LIN core System Basis Chip (SBC) integrating a LIN 2.2A/SAE J2602 transceiver, 3.3 V ±2 % voltage regulator delivering up to 250 mA, advanced window/timeout watchdog, SPI interface, dual local wake-up inputs, and limp home output - designed for automotive ECU power management and communication control in body electronics modules.
For engineers reviewing the UJA1079ATW/3V3WD,1 datasheet, UJA1079ATW/3V3WD,1 pinout, UJA1079ATW/3V3WD,1 application, or UJA1079ATW/3V3WD,1 equivalent, this SBC provides verified LIN bus compliance, configurable wake-up source detection, thermal shutdown protection, ISO 7637-3 transient immunity on LIN, and scalable microcontroller supply with external PNP extension capability.
Technical Context
The UJA1079ATW/3V3WD,1 implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp modes with deterministic transitions triggered by VBAT thresholds, wake events, or software commands. Its LIN transceiver supports low-slope mode (10.4 kbit/s) for EMC optimization and includes integrated termination diode at DLIN.
Power management features include dual wake-up inputs (WAKE1/WAKE2) with selectable 16 ms/64 ms sampling via WBIAS, V1 undervoltage warning at 90 % nominal output, reset threshold configurable to 90 % or 70 % V1, and overtemperature shutdown with limp home activation. The watchdog uses an independent on-chip oscillator and supports Window, Timeout, and Off modes with programmable periods from 8 ms to 4096 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LIN Compliance | LIN 2.2A and SAE J2602 compliant; backward compatible to LIN 1.0–2.2 |
| Voltage Regulator Output | 3.3 V ±2 %, up to 250 mA; extendable with external PNP transistor |
| Watchdog Modes | Window, Timeout, and Off modes; default period 128 ms; independent on-chip oscillator clock source |
| SPI Interface | 16-bit full-duplex SPI with read-only register access; SCSN active-low, SCK idle-low |
| Wake-up Inputs | Two analog inputs (WAKE1, WAKE2) with switchable biasing via WBIAS and 16 ms/64 ms sampling control |
| Thermal & Fault Protection | Overtemperature shutdown; ±58 V short-circuit proof LIN pin; ISO 7637-3 transient protection on LIN |
| ESD Protection | ±8 kV HBM and ±6 kV IEC 61000-4-2 on LIN and wake-up pins |
Pinout & Package
Package: HTSSOP32 (SOT549-1), 6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad for thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT (Pin 32) | Battery supply input | Accepts 4.5 V–27 V; enables operation during cranking per ISO 16750-2 |
| V1 (Pin 4) | Regulated output | 3.3 V ±2 % supply for MCU and peripherals; supports external PNP current boost |
| RXDL (Pin 5) | LIN receive data output | Logic-level signal from LIN transceiver to MCU; active-low |
| RSTN (Pin 6) | Bidirectional reset | Configurable reset pulse width; supports external reset assertion and internal reset signaling |
| INTN (Pin 7) | Interrupt output | Open-drain output signaling V1 undervoltage, LIN/wake-up, or power-on events |
| EN (Pin 8) | Global enable output | Failsafe control signal for safety-critical hardware; driven HIGH in Normal mode |
| SDI/SDO/SCK/SCSN (Pins 9–12) | SPI interface | Full-duplex communication with MCU; supports register read/write and status reporting |
| WDOFF (Pin 16) | Watchdog disable input | Hardware deactivation of watchdog; HIGH disables watchdog regardless of mode |
| LIMP (Pin 17) | Limp home output | Active-low fail-safe output to activate degraded-mode hardware during critical faults |
| WAKE1/WAKE2 (Pins 18,19) | Local wake-up inputs | Analog inputs with programmable sampling; support mechanical switch or sensor wake-up |
| LIN (Pin 25) | LIN bus line | Direct connection to LIN physical bus; ±58 V short-circuit protected |
| DLIN (Pin 26) | LIN termination diode | Integrated diode for LIN bus termination; reduces external component count |
| WBIAS (Pin 28) | Wake-up bias control | Drives external bias transistor; sampling time selectable (16 ms or 64 ms) |
| VEXCTRL/VEXCC (Pins 31,29) | External PNP control | VEXCTRL drives base; VEXCC monitors collector current for thermal load sharing |
Key Features
| Feature | Design Value |
|---|---|
| LIN Transceiver with Low-Slope Mode | Reduces electromagnetic emissions at 10.4 kbit/s while maintaining interoperability with standard LIN networks |
| Scalable 3.3 V Regulator with PNP Extension | Enables >250 mA total MCU supply current with distributed PCB heat dissipation across SBC and external transistor |
| Programmable Watchdog with Independent Clock | Eliminates dependency on MCU clock stability; prevents runaway code without shared timing resources |
| Dual Wake-up Inputs with Bias Sampling Control | Reduces standby current by disabling wake-up circuitry when not needed; supports long-term battery-powered sleep |
| Failsafe LIMP and EN Outputs | Provides deterministic hardware-level response to overtemperature or critical failure without MCU intervention |
| ISO 7637-3 and IEC 61000-4-2 Protected Pins | Meets automotive EMC requirements out-of-the-box; eliminates need for external TVS or filtering on LIN/wake lines |
Applications
| Body Control Module (BCM) | Door Module |
|---|---|
Use Scenario: Centralized control of lighting, windows, locks, and mirrors in passenger vehicles. IC Role / Device Role / Timing Role: UJA1079ATW/3V3WD,1 serves as primary power manager and LIN interface for MCU, enabling controlled startup, wake-on-LIN, and limp-home fail-safe behavior. Use Value: Integrates regulator, transceiver, and watchdog into single HTSSOP32 package, reducing BOM count and PCB area versus discrete solution. | Use Scenario: Distributed door electronics managing window lift, mirror adjustment, and anti-pinch detection. IC Role / Device Role / Timing Role: UJA1079ATW/3V3WD,1 supplies 3.3 V to MCU and sensors, detects local wake-up from door handle switches, and reports faults via LIN. Use Value: Dual wake-up inputs with configurable sampling reduce quiescent current to <100 µA in Standby, extending battery life in key-off state. |
| Roof Module | Seat Control Unit |
Use Scenario: Sunroof, panoramic roof, and ambient lighting control in premium vehicle interiors. IC Role / Device Role / Timing Role: UJA1079ATW/3V3WD,1 regulates MCU supply, interfaces with LIN master for command execution, and triggers limp-home output if motor stall or overtemperature occurs. Use Value: Overtemperature shutdown and LIMP activation ensure safe degradation-e.g., sunroof stops mid-travel and holds position during fault. | Use Scenario: Motorized seat positioning with memory, heating, and posture sensing. IC Role / Device Role / Timing Role: UJA1079ATW/3V3WD,1 powers MCU and motor drivers, monitors V1 for undervoltage during high-current actuation, and asserts EN to disable drivers during fault. Use Value: V1 undervoltage warning at 90 % and reset at 70 % provide early fault detection before motor stall or communication loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1076ATW/3V3WD,1 | Same HTSSOP32 package and 3.3 V regulator, but lacks LIMP output and has reduced SPI register set | Not suitable for systems requiring hardware-level limp-home activation during overtemperature or critical failure | Select UJA1079ATW/3V3WD,1 when fail-safe LIMP output and full diagnostic SPI access are required |
| TLE9183QK | Infineon LIN SBC with 3.3 V regulator; supports CAN FD alongside LIN; higher integration including high-side drivers | Targeted at mixed LIN/CAN domains; larger QFP48 package; requires different layout and driver configuration | Select UJA1079ATW/3V3WD,1 for pure LIN ECU designs prioritizing compact size, thermal performance, and NXP ecosystem compatibility |
Compared with UJA1076ATW/3V3WD,1, the UJA1079ATW/3V3WD,1 adds critical limp-home fail-safe capability and richer SPI diagnostics; compared with TLE9183QK, it offers smaller footprint and lower system complexity for LIN-only applications without CAN requirements.
Availability
UJA1079ATW/3V3WD,1 is available at Aetrix Electronics and suitable for automotive body electronics, door modules, roof systems, and seat control units requiring stable component supply, AEC-Q100 qualification, and long-term production continuity.
Supply support for UJA1079ATW/3V3WD,1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The UJA1079ATW/3V3WD,1 belongs to NXP's LIN System Basis Chip product line, engineered specifically for automotive ECU consolidation - replacing discrete regulators, transceivers, and watchdogs with a single AEC-Q100 qualified device supporting robust LIN networking and fail-safe power management.
FAQ
What LIN protocol versions does the UJA1079ATW/3V3WD,1 support?
The UJA1079ATW/3V3WD,1 supports LIN 2.2A and SAE J2602, and is backward compatible with LIN 2.2, LIN 2.1, LIN 2.0, LIN 1.3, LIN 1.2, LIN 1.1, and LIN 1.0. It implements low-slope mode for optimized EMC performance at 10.4 kbit/s and standard slope at 20 kbit/s, both fully compliant with the LIN specification stack.
Does the UJA1079ATW/3V3WD,1 include a watchdog, and how is it configured?
Yes, the UJA1079ATW/3V3WD,1 includes an advanced independent watchdog with Window, Timeout, and Off modes. It is clocked by an on-chip oscillator independent of V1. Configuration is performed via the WD_and_Status register using bits WMC and NWP; the default watchdog period is 128 ms. Pin WDOFF provides hardware disable capability, and the watchdog can be re-enabled by interrupt or software reset.
How does the UJA1079ATW/3V3WD,1 manage power during vehicle key-off conditions?
The UJA1079ATW/3V3WD,1 supports ultra-low-power Standby and Sleep modes. In Standby mode, V1 remains active while LIN transceiver enters Lowpower mode with wake-up detection enabled. In Sleep mode, V1 is disabled and LIN is switched off, achieving sub-100 µA quiescent current. Wake-up is supported via LIN bus activity or local inputs WAKE1/WAKE2, with configurable sampling via WBIAS to minimize leakage.
Can the UJA1079ATW/3V3WD,1 supply more than 250 mA to the microcontroller?
Yes, the UJA1079ATW/3V3WD,1's 3.3 V regulator delivers up to 250 mA internally, and supports extension with an external PNP transistor connected via VEXCTRL and VEXCC pins. The current threshold for activating the external transistor is programmable (85 mA/50 mA rising/falling or 50 mA/15 mA), enabling scalable current delivery while distributing thermal load across the PCB.
What protection features are built into the UJA1079ATW/3V3WD,1 LIN bus interface?
The UJA1079ATW/3V3WD,1 LIN bus interface includes ±58 V short-circuit protection on the LIN pin, transient protection per ISO 7637-3, ±8 kV HBM and ±6 kV IEC 61000-4-2 ESD protection, and integrated termination diode at DLIN. These features eliminate the need for external protection components in most automotive environments and ensure robust operation under load dump and ESD stress conditions.
UJA1079ATW/3V3WD,1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1079ATW/3V3WD,1 FAQ
1.How can I place an order for UJA1079ATW/3V3WD,1 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1079ATW/3V3WD,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1079ATW/3V3WD,1 reliable?
The price and inventory of UJA1079ATW/3V3WD,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1079ATW/3V3WD,1 is usually 5 days.
3.What payment methods are accepted for UJA1079ATW/3V3WD,1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1079ATW/3V3WD,1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1079ATW/3V3WD,1?
UJA1079ATW/3V3WD,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1079ATW/3V3WD,1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1079ATW/3V3WD,1?
For technical support, including UJA1079ATW/3V3WD,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1079ATW/3V3WD,1 requirements.
6.How does Aetrix verify that UJA1079ATW/3V3WD,1 is sourced from the original manufacturer or authorized distributors?
All UJA1079ATW/3V3WD,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1079ATW/3V3WD,1 meets industry standards.
7.What is the process for return or replacement of UJA1079ATW/3V3WD,1?
All UJA1079ATW/3V3WD,1 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1079ATW/3V3WD,1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1079ATW/3V3WD,1 part is unused and in its original packaging.
Return procedure for UJA1079ATW/3V3WD,1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1079ATW/3V3WD,1 Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
