NXP Semiconductors UJA1079ATW/3V3/WDJ
- Part No.:
- UJA1079ATW/3V3/WDJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1079ATW/3V3/WDJ.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,725
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1079ATW/3V3/WDJ from NXP Semiconductors is a LIN Core System Basis Chip (SBC) integrating a LIN 2.2A-compliant transceiver, 3.3 V ±2 % voltage regulator (250 mA), advanced window/timeout watchdog, SPI interface, dual local wake-up inputs, and limp home output - designed for automotive ECU power and communication management in body control modules and sensor nodes.
For engineers reviewing the UJA1079ATW/3V3/WDJ datasheet, UJA1079ATW/3V3/WDJ pinout, UJA1079ATW/3V3/WDJ application, or UJA1079ATW/3V3/WDJ equivalent, this page delivers verified functional scope, thermal-aware regulator behavior, LIN bus fault protection (±58 V short-circuit proof), ISO 7637-3 transient immunity, and watchdog timing modes critical for ASIL-B–aligned ECU designs.
Technical Context
The UJA1079ATW/3V3/WDJ implements a state-machine-based system controller managing Off, Standby, Normal, Sleep, and Overtemp modes with deterministic transitions triggered by VBAT thresholds, wake events, or temperature limits. Its LIN transceiver supports low-slope mode (10.4 kbit/s) for EMC optimization and includes integrated termination diode at DLIN.
Power management integrates V1 regulation with external PNP transistor support (via VEXCTRL/VEXCC), programmable current thresholds (50/85 mA activation/deactivation), and dual undervoltage detection (90 % or 70 % reset threshold). The watchdog uses an independent on-chip oscillator and supports Window, Timeout, and Off modes with configurable 8 ms to 4096 ms periods.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LIN Compliance | LIN 2.2A, SAE J2602, backward compatible to LIN 1.0; enables interoperability across legacy and modern automotive sub-bus networks. |
| V1 Regulator Output | 3.3 V ±2 %, 250 mA max; powers microcontroller and peripherals; stable down to 4.5 V VBAT during cranking per ISO 16750-2. |
| Watchdog Modes | Window, Timeout, Off; configurable via WMC bit and WDOFF pin; default period 128 ms; independent on-chip oscillator clock source. |
| SPI Interface | 16-bit full-duplex; register read/write access via A2–A0 address bits; RO bit enables read-only safety checks without side effects. |
| Wake-up Inputs | WAKE1/WAKE2 analog inputs with selectable 16 ms or 64 ms sampling; bias controlled by WBIAS; supports closed-switch standby operation. |
| Protection Ratings | ±58 V short-circuit proof LIN pin; ±8 kV HBM / ±6 kV IEC 61000-4-2 ESD; ISO 7637-3 transient immunity; overtemperature shutdown. |
| Package | HTSSOP32 (SOT549-1); 6.1 mm × 11 mm; exposed die pad for thermal dissipation; RoHS and dark green compliant. |
Pinout & Package
Package: HTSSOP32 (SOT549-1), thermally enhanced thin shrink small outline package with 32 leads, 0.65 mm pitch, 6.1 mm body width, and exposed center pad soldered to PCB ground for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT (32) | Power supply input | Accepts 4.5 V–27 V battery rail; powers internal circuitry and enables cranking operation per ISO 16750-2. |
| V1 (4) | Regulated output | 3.3 V ±2 % supply for MCU and peripherals; supports external PNP extension via VEXCTRL/VEXCC pins. |
| LIN (25) | LIN bus interface | Bi-directional analog I/O; ±58 V short-circuit protected; supports active/low-power/off states per STBCL control. |
| RXDL (5) | LIN receive data output | Digital output reflecting LIN bus state; used for wake-up flag detection and protocol decoding by MCU. |
| TXDL (3) | LIN transmit data input | Digital input driving LIN physical layer; low-slope mode selectable via LSC bit for improved EMC. |
| WAKE1 (18), WAKE2 (19) | Local wake-up inputs | Analog inputs with programmable sampling; enable wake from Sleep/Standby via external switches or sensors. |
| WBIAS (28) | Wake bias control | Analog output providing bias current to external wake-up circuitry; sampling time set to 16 ms or 64 ms via WBC. |
| INTN (7) | Interrupt output | Open-drain signal indicating V1 undervoltage, LIN/local wake-up, cyclic, or power-on events; individually maskable. |
| RSTN (6) | Bidirectional reset | Active-low reset I/O; supports external MCU reset assertion and internal SBC-generated reset pulses (short/long). |
| LIMP (17) | Limp home output | Fail-safe open-drain output driven LOW during Overtemp or serious malfunction to activate backup hardware. |
| SDI/SDO/SCK/SCSN (9–12) | SPI interface | Full-duplex serial control path; enables configuration, status readback, and diagnostic access without MCU boot dependency. |
| EN (8) | Global enable output | Fail-safe digital output controlling safety-critical external hardware; asserted HIGH only in Normal mode when ENC = 1. |
| DLIN (26) | LIN termination connection | Analog output connecting internal termination diode to external 1 kΩ pull-up resistor; reduces external component count. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LIN transceiver + regulator + watchdog | Reduces discrete BOM count in ECU designs; eliminates layout complexity from separate ICs and passive filtering. |
| Scalable 3.3 V regulator with external PNP support | Enables >250 mA total MCU supply while distributing heat across PCB; avoids thermal hotspots in compact ECUs. |
| Programmable watchdog with independent oscillator | Ensures deterministic fail-safe behavior even if V1 fails; prevents MCU lockup without relying on external clock sources. |
| ISO 7637-3–compliant LIN bus protection | Eliminates need for external TVS diodes on LIN line; withstands load dump and inductive switching transients in vehicle harnesses. |
| Low-power wake-up architecture with bias control | Supports <100 µA standby current with wake detection active; WBIAS/WSEn allows precise trade-off between responsiveness and leakage. |
| Limp home output with Overtemp linkage | Provides hardware-level fallback activation for critical subsystems (e.g., HVAC fan, lighting) during thermal shutdown. |
Applications
| Body Control Module (BCM) | Door Module Unit |
|---|---|
|
Use Scenario: Centralized control of door locks, windows, mirrors, and interior lighting in passenger vehicles. IC Role / Device Role / Timing Role: UJA1079ATW/3V3/WDJ serves as primary power manager and LIN interface, regulating MCU supply, enabling wake-on-LIN commands, and triggering limp-home outputs during faults. Use Value: Integrates regulator, transceiver, and watchdog into single HTSSOP32 package, reducing PCB area by 40 % vs. discrete solution while meeting ISO 11898-4 EMC requirements. |
Use Scenario: Distributed control unit mounted inside vehicle door, managing window lift motors, anti-pinch sensors, and keyless entry receivers. IC Role / Device Role / Timing Role: UJA1079ATW/3V3/WDJ provides regulated 3.3 V power to MCU and motor driver, detects wake events via WAKE1/WAKE2, and asserts LIMP during overtemperature to maintain partial window operation. Use Value: Withstand ±58 V LIN short-circuit events common in door harness routing; 16 ms WBIAS sampling ensures reliable switch detection without excessive quiescent current. |
| Seat Control Module | Roof Module (Sunroof/Blind) |
|
Use Scenario: Actuation and position feedback for power-adjustable driver/passenger seats with memory functions. IC Role / Device Role / Timing Role: UJA1079ATW/3V3/WDJ supplies MCU and Hall-effect sensors, communicates LIN commands to seat ECU, and initiates safe shutdown via EN deassertion on fault detection. Use Value: ±8 kV HBM ESD protection on WAKE1/WAKE2 prevents latch-up from human contact; V1 undervoltage reset at 90 % threshold maintains MCU integrity during battery sag. |
Use Scenario: Motorized sunroof and roller blind control in premium vehicle roof systems with pinch detection and rain sensing. IC Role / Device Role / Timing Role: UJA1079ATW/3V3/WDJ regulates MCU and motor driver ICs, handles LIN-based position requests, and activates LIMP output to hold sunroof in last-safe position during Overtemp. Use Value: Low-slope LIN mode (10.4 kbit/s) minimizes radiated emissions near sensitive RF receivers; HTSSOP32 thermal pad enables 1.5 W dissipation in confined roof cavity space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN system basis chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1076ATW/3V3/WDJ | Lower integration: no LIMP output; no VEXCTRL/VEXCC pins for external PNP; 125 mA V1 regulator. | Suitable for cost-sensitive, non-safety-critical LIN nodes where limp-home functionality and >250 mA supply are unnecessary. | Select UJA1076ATW/3V3/WDJ only if thermal headroom and fail-safe output requirements are relaxed. |
| TLE9183QK | Higher integration: includes CAN FD transceiver alongside LIN; 5 V/3.3 V dual regulator; higher VBAT range (3.3 V–40 V). | Targeted at hybrid gateways requiring both LIN and CAN FD; not pin-compatible; requires different PCB layout and firmware adaptation. | Choose TLE9183QK when multi-protocol gateway capability and extended voltage operation outweigh footprint and cost penalties. |
Compared with UJA1079ATW/3V3/WDJ, UJA1076ATW/3V3/WDJ reduces cost and complexity but sacrifices limp-home safety and high-current scalability, while TLE9183QK adds CAN FD and wider VBAT support at the expense of larger footprint and non-drop-in replacement.
Availability
UJA1079ATW/3V3/WDJ is available at Aetrix Electronics and suitable for automotive body electronics, door module production, and seat control systems requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 Grade 1 qualification.
Supply support for UJA1079ATW/3V3/WDJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade mixed-signal ICs and functional safety compliance.
The UJA1079ATW/3V3/WDJ belongs to NXP's LIN System Basis Chip product line, engineered specifically for ASIL-B–capable ECU power management, communication, and fail-safe control in body electronics and distributed sensor networks.
FAQ
What LIN protocol versions does the UJA1079ATW/3V3/WDJ support?
The UJA1079ATW/3V3/WDJ supports LIN 2.2A and SAE J2602, and is backward compatible with LIN 2.2, LIN 2.1, LIN 2.0, LIN 1.3, LIN 1.2, LIN 1.1, and LIN 1.0. This broad compatibility ensures seamless integration into legacy and next-generation automotive networks without protocol translation layers or firmware updates.
Does the UJA1079ATW/3V3/WDJ include a watchdog, and how is it configured?
Yes, the UJA1079ATW/3V3/WDJ includes an advanced independent watchdog with Window, Timeout, and Off modes. It is configured via the WMC bit in the WD_and_Status register and the WDOFF pin. The default period is 128 ms, adjustable from 8 ms to 4096 ms using the NWP bits. The watchdog uses an on-chip oscillator, ensuring operation even if V1 fails.
Can the UJA1079ATW/3V3/WDJ supply more than 250 mA to the microcontroller?
Yes - the UJA1079ATW/3V3/WDJ's 3.3 V regulator delivers up to 250 mA directly, and supports external current boosting via an external PNP transistor connected to VEXCTRL and VEXCC. The activation threshold is programmable (50 mA or 85 mA rising edge), enabling scalable power delivery while distributing thermal load across the PCB.
How does the UJA1079ATW/3V3/WDJ handle LIN bus faults such as short-to-battery or short-to-ground?
The UJA1079ATW/3V3/WDJ LIN bus pin (LIN, pin 25) is rated ±58 V short-circuit proof and protected per ISO 7637-3 for transient immunity. It withstands direct short-to-battery events without latch-up or damage and recovers automatically after fault removal. No external protection components are required for standard automotive harness environments.
What is the purpose of the LIMP output on the UJA1079ATW/3V3/WDJ, and when is it activated?
The LIMP output (pin 17) is a fail-safe open-drain signal driven LOW during Overtemperature mode or upon software activation via the LHC bit. It directly controls external 'limp home' hardware (e.g., backup fans or lights) to maintain basic functionality during critical failures. Activation is hardware- and software-triggered, ensuring redundancy in safety-critical paths.
Is the UJA1079ATW/3V3/WDJ pin-compatible with other members of the UJA107x family?
No - the UJA1079ATW/3V3/WDJ is not pin-compatible with UJA1076 or UJA1078 variants due to differences in feature sets (e.g., LIMP, VEXCTRL/VEXCC, EN functionality) and internal routing. While all share the HTSSOP32 package, pin assignments for control signals (e.g., EN, LIMP, VEXCTRL) differ, requiring unique PCB layouts for each variant.
UJA1079ATW/3V3/WDJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
UJA1079ATW/3V3/WDJ FAQ
1.How can I place an order for UJA1079ATW/3V3/WDJ through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1079ATW/3V3/WDJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1079ATW/3V3/WDJ reliable?
The price and inventory of UJA1079ATW/3V3/WDJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1079ATW/3V3/WDJ is usually 5 days.
3.What payment methods are accepted for UJA1079ATW/3V3/WDJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1079ATW/3V3/WDJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1079ATW/3V3/WDJ?
UJA1079ATW/3V3/WDJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1079ATW/3V3/WDJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1079ATW/3V3/WDJ?
For technical support, including UJA1079ATW/3V3/WDJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1079ATW/3V3/WDJ requirements.
6.How does Aetrix verify that UJA1079ATW/3V3/WDJ is sourced from the original manufacturer or authorized distributors?
All UJA1079ATW/3V3/WDJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1079ATW/3V3/WDJ meets industry standards.
7.What is the process for return or replacement of UJA1079ATW/3V3/WDJ?
All UJA1079ATW/3V3/WDJ units undergo pre-shipment inspection (PSI). If there is an issue with UJA1079ATW/3V3/WDJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1079ATW/3V3/WDJ part is unused and in its original packaging.
Return procedure for UJA1079ATW/3V3/WDJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1079ATW/3V3/WDJ Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

