My Inquiry
My Account
NXP Semiconductors UJA1079ATW/5V0/1J
- Part No.:
- UJA1079ATW/5V0/1J
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1079ATW/5V0/1J.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,533
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1079ATW/5V0/1J from NXP Semiconductors is a LIN core System Basis Chip (SBC) integrating a LIN 2.2A/SAE J2602 transceiver, 5 V ±2 % voltage regulator delivering up to 250 mA, advanced independent watchdog with Window/Timeout/Off modes, full-duplex SPI interface, and dual local wake-up inputs - designed for automotive ECU power management and communication in body control modules.
For engineers reviewing the UJA1079ATW/5V0/1J datasheet, UJA1079ATW/5V0/1J pinout, UJA1079ATW/5V0/1J application, or UJA1079ATW/5V0/1J equivalent, key selection criteria include LIN bus fault tolerance (±58 V short-circuit proof), ISO 7637-3 transient protection, 6.1 mm × 11 mm HTSSOP32 thermal performance, and configurable limp-home output for fail-safe operation.
Technical Context
The UJA1079ATW/5V0/1J implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, wake events, or software commands. Its LIN transceiver supports low-slope mode (10.4 kbit/s) for EMC optimization and includes integrated termination diode at DLIN.
Power management features include dual wake-up inputs (WAKE1/WAKE2) with selectable 16 ms/64 ms sampling via WBIAS, V1 undervoltage detection at 90 % nominal output, and external PNP transistor support with programmable activation thresholds (50–85 mA). The watchdog uses an on-chip oscillator independent of V1 and supports cyclic interrupt generation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LIN Compliance | LIN 2.2A and SAE J2602 compliant; backward compatible to LIN 1.0–2.2; enables interoperability with legacy and modern LIN networks |
| Voltage Regulator Output | 5 V ±2 % accuracy; delivers 250 mA continuously; supports external PNP transistor for thermal load sharing across PCB |
| Watchdog Modes | Window, Timeout, and Off modes; programmable period (8–4096 ms); independent on-chip oscillator clock source ensures reliability during V1 brownout |
| SPI Interface | 16-bit full-duplex SPI; register read/write access with address bits A2–A0; supports status feedback during configuration writes |
| Wake-up Inputs | Two analog wake-up pins (WAKE1/WAKE2); ±8 kV HBM ESD protected; configurable edge-triggered interrupts with synchronized sampling via WBIAS |
| Thermal & Fault Protection | Overtemperature shutdown with hysteresis; ±58 V short-circuit proof LIN pin; ISO 7637-3 transient immunity; limp home output (LIMP) activated on critical failure |
| Package | HTSSOP32 (SOT549-1); 6.1 mm × 11 mm body; 0.65 mm pitch; exposed die pad for enhanced thermal dissipation |
Pinout & Package
UJA1079ATW/5V0/1J is housed in a thermally enhanced HTSSOP32 package (SOT549-1) with 32 leads, 6.1 mm body width, 0.65 mm lead pitch, and an exposed die pad recommended for soldering to PCB ground for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT (Pin 32) | Battery supply input | Accepts 4.5–27 V battery range per ISO 16750-2; powers internal circuitry and LIN transceiver independently of V1 |
| V1 (Pin 4) | Regulated output | 5 V ±2 % supply for microcontroller and peripherals; supports external PNP extension via VEXCTRL/VEXCC pins |
| LIN (Pin 25) | LIN bus interface | Bi-directional LIN physical layer connection; ±58 V short-circuit tolerant; ISO 7637-3 transient protected |
| DLIN (Pin 26) | LIN termination node | Connects to internal termination diode; used for optional external 1 kΩ pull-up resistor to V1 for bus biasing |
| RSTN (Pin 6) | Bidirectional reset I/O | Drives LOW during system reset; accepts external LOW pulse for forced reset; reset pulse width configurable via external pull-up |
| WAKE1 / WAKE2 (Pins 18, 19) | Local wake-up inputs | Analog wake sources with programmable edge detection; sampling synchronized to WBIAS for ultra-low standby current |
| WBIAS (Pin 28) | Wake bias control | Provides bias current for external wake-up switches; sampling interval selectable as 16 ms or 64 ms via Mode_Control register |
| LIMP (Pin 17) | Limp home output | Active-LOW fail-safe signal; driven LOW automatically in Overtemp mode or when LHC bit is set; activates safety-critical hardware |
| INTN (Pin 7) | Interrupt output | Open-drain output signaling V1 undervoltage, LIN/local wake-up, cyclic, or power-on events; individually maskable via Int_Control register |
| SPI Signals (SDI/SDO/SCK/SCSN) | Microcontroller interface | Full-duplex SPI (Pins 9–12); enables real-time configuration, diagnostics, and status reporting without CPU overhead |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LIN Transceiver + Regulator + Watchdog | Reduces discrete component count in LIN ECUs; eliminates need for external 5 V LDO, discrete LIN driver, and standalone watchdog IC |
| Configurable External PNP Support | Enables scalable current delivery beyond 250 mA while distributing heat across PCB; threshold currents programmable (50/85 mA) for precise thermal management |
| Advanced Low-Power Wake Architecture | Supports <10 µA standby current with wake-up detection active; synchronized sampling via WBIAS prevents false triggers from noisy switch contacts |
| Fail-Safe Limp Home Output | Hardware-driven LIMP signal activates immediately on overtemperature or critical fault; operates independently of microcontroller firmware state |
| ISO 7637-3 & IEC 61000-4-2 Compliant Protection | Ensures robustness in automotive environments: ±6 kV contact discharge, ±58 V LIN bus short-circuit, and load dump immunity without external TVS |
| Programmable Watchdog with Cyclic Interrupt | Enables periodic microcontroller self-test without full reset; CI flag allows diagnostic polling instead of system interruption |
Applications
| Body Control Module (BCM) | Seat Control Unit |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, mirrors, and interior lighting in passenger vehicles. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/1J serves as primary power manager and LIN interface, supplying regulated 5 V to MCU and enabling communication with distributed LIN slave nodes. Use Value: Integrated watchdog and limp home output ensure safe degradation (e.g., partial window operation) during MCU faults, meeting ASIL-B functional safety requirements. |
Use Scenario: Motorized seat position adjustment with memory presets and heating elements. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/1J provides stable 5 V power, monitors local wake-up switches (seat position sensors), and handles LIN command reception from central gateway. Use Value: Dual wake-up inputs with synchronized sampling reduce false wake-ups from mechanical switch bounce, extending battery life in parked vehicle scenarios. |
| Roof Module (Sunroof/Blind Control) | Trunk/Liftgate Actuator |
Use Scenario: LIN-controlled sunroof opening/closing and tilt function with obstacle detection. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/1J manages power sequencing, detects wake-up from rain sensor or button press, and signals limp home if motor stall is detected. Use Value: ±58 V LIN bus protection prevents damage during jump-start events; low-slope LIN mode minimizes EMI near sensitive RF receivers. |
Use Scenario: Hands-free liftgate actuation using proximity sensors and LIN command relay. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/1J supplies 5 V to MCU and Hall-effect sensors, processes wake-up from radar module, and asserts LIMP to hold gate in partially open position on failure. Use Value: Overtemperature shutdown and automatic LIMP activation prevent thermal runaway in enclosed trunk environments during repeated actuation cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1076ATW/5V0/1J | Same HTSSOP32 package and 5 V regulator, but lacks LIMP output and has only one wake-up input (WAKE1) | Not suitable for systems requiring dual wake-up sources or hardware-level limp-home activation | Select UJA1079ATW/5V0/1J when dual wake-up capability and fail-safe LIMP output are required for ASIL-B compliance. |
| TLE9183QX | Infineon LIN SBC with 5 V/250 mA regulator and watchdog, but uses QFN32 package and lacks integrated LIN termination diode at DLIN | Requires external termination components; different SPI register map and wake-up timing behavior | Choose UJA1079ATW/5V0/1J for drop-in replacement in existing NXP-based designs where DLIN diode integration simplifies layout and reduces BOM count. |
Compared with UJA1076ATW/5V0/1J, UJA1079ATW/5V0/1J adds critical safety functionality (LIMP, dual wake-up) without increasing footprint; versus TLE9183QX, it offers superior EMC via integrated DLIN diode and standardized NXP register compatibility for faster firmware porting.
Availability
UJA1079ATW/5V0/1J is available at Aetrix Electronics and suitable for automotive body electronics, seat control units, and roof modules requiring stable component supply, long-term lifecycle support, and AEC-Q100 qualified performance.
Supply support for UJA1079ATW/5V0/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade mixed-signal ICs.
The UJA1079A family is part of NXP's System Basis Chip portfolio, engineered specifically for LIN-based automotive ECUs to consolidate power, communication, and safety functions into a single AEC-Q100 qualified device.
FAQ
What LIN protocol versions does the UJA1079ATW/5V0/1J support?
The UJA1079ATW/5V0/1J supports LIN 2.2A and SAE J2602 as primary standards, with full backward compatibility down to LIN 1.0. It also complies with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, and LIN 1.3. This broad compatibility ensures seamless integration into legacy and next-generation LIN networks without protocol translation layers.
Does the UJA1079ATW/5V0/1J include built-in protection against automotive electrical transients?
Yes, the UJA1079ATW/5V0/1J includes comprehensive automotive-grade protection: ±58 V short-circuit proof LIN bus pin, ISO 7637-3 transient immunity, ±6 kV IEC 61000-4-2 ESD on LIN and wake-up pins, and ±8 kV HBM ESD rating. These protections eliminate the need for external TVS diodes in most standard automotive deployments.
How does the external PNP transistor extension work on the UJA1079ATW/5V0/1J?
The UJA1079ATW/5V0/1J supports external PNP transistor extension via VEXCTRL (base drive) and VEXCC (collector sense) pins. When load current exceeds the programmable threshold (50 mA or 85 mA), the SBC activates the external transistor to share current and thermal load. This maintains 5 V regulation while distributing heat across the PCB rather than concentrating it in the IC.
What is the function of the LIMP output on the UJA1079ATW/5V0/1J?
The LIMP output on the UJA1079ATW/5V0/1J is an active-LOW fail-safe signal that activates automatically during overtemperature events or when explicitly enabled via the LHC bit. It drives external hardware (e.g., relay, LED, or motor brake) to enter a defined safe state - such as holding a sunroof partially open - independent of microcontroller firmware execution.
Can the UJA1079ATW/5V0/1J operate during cold-cranking conditions?
Yes, the UJA1079ATW/5V0/1J operates down to 4.5 V on the BAT pin, meeting ISO 16750-2 cold-cranking requirements. Its V1 regulator maintains stable 5 V output even during battery dips, and the watchdog continues functioning via its VBAT-supplied on-chip oscillator - ensuring reliable ECU startup and monitoring under cranking stress.
UJA1079ATW/5V0/1J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
UJA1079ATW/5V0/1J FAQ
1.How can I place an order for UJA1079ATW/5V0/1J through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1079ATW/5V0/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1079ATW/5V0/1J reliable?
The price and inventory of UJA1079ATW/5V0/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1079ATW/5V0/1J is usually 5 days.
3.What payment methods are accepted for UJA1079ATW/5V0/1J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1079ATW/5V0/1J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1079ATW/5V0/1J?
UJA1079ATW/5V0/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1079ATW/5V0/1J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1079ATW/5V0/1J?
For technical support, including UJA1079ATW/5V0/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1079ATW/5V0/1J requirements.
6.How does Aetrix verify that UJA1079ATW/5V0/1J is sourced from the original manufacturer or authorized distributors?
All UJA1079ATW/5V0/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1079ATW/5V0/1J meets industry standards.
7.What is the process for return or replacement of UJA1079ATW/5V0/1J?
All UJA1079ATW/5V0/1J units undergo pre-shipment inspection (PSI). If there is an issue with UJA1079ATW/5V0/1J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1079ATW/5V0/1J part is unused and in its original packaging.
Return procedure for UJA1079ATW/5V0/1J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1079ATW/5V0/1J Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
