Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors UJA1079ATW/5V0/WD,

Name: UJA1079ATW/5V0/WD,
Brand: NXP Semiconductors
SKU: UJA1079ATW/5V0/WD,
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1079ATW/5V0/WD,

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Datasheet:: UJA1079ATW/5V0/WD,.pdf

Description:: IC INTFACE SPECIALIZED 32HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,941

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1079ATW/5V0/WD from NXP Semiconductors is a LIN core System Basis Chip (SBC) integrating a LIN 2.2A/SAE J2602 transceiver, 5 V ±2 % voltage regulator delivering up to 250 mA, advanced independent watchdog with Window/Timeout/Off modes, SPI interface, and dual local wake-up inputs - designed for automotive ECU power management and communication control in body electronics modules.

For engineers reviewing the UJA1079ATW/5V0/WD datasheet, UJA1079ATW/5V0/WD pinout, UJA1079ATW/5V0/WD application, or UJA1079ATW/5V0/WD equivalent, this page delivers verified functional architecture, thermal-aware regulator behavior, LIN bus fault protection (±58 V short-circuit proof), ISO 7637-3 transient immunity, and precise wake-up source detection logic required for robust automotive sub-system design.

Technical Context

The UJA1079ATW/5V0/WD implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, LIN activity, local wake-up events, or temperature faults. Its LIN transceiver supports low-slope mode (10.4 kbit/s) for optimized EMC and includes integrated termination diode at DLIN.

Power management integrates V1 regulation with external PNP transistor support (VEXCTRL/VEXCC pins), programmable current threshold switching (50/85 mA activation/deactivation), and dual undervoltage monitoring (90 % warning, 70 % or 90 % reset). The on-chip oscillator independently clocks the watchdog, decoupling timing integrity from V1 stability.

Key Specifications

Parameter	Value and Actual Design Meaning
LIN Compliance	LIN 2.2A and SAE J2602 compliant; backward compatible to LIN 1.0–2.2; enables interoperability across legacy and modern automotive LIN networks.
V1 Regulator Output	5 V ±2 % accuracy; delivers up to 250 mA; supports external PNP extension for thermal distribution across PCB - critical for sustained operation during cranking (VBAT ≥ 4.5 V).
Watchdog Modes	Window, Timeout, and Off modes; configurable via WMC bit and WDOFF pin; default period 128 ms; independent on-chip oscillator ensures timing reliability under V1 brownout.
SPI Interface	16-bit full-duplex SPI with read-only register access; uses SCSN/SCK/SDI/SDO; falling-edge sampling enables deterministic status feedback during configuration.
Wake-up Capability	Dual AI wake-up inputs (WAKE1/WAKE2); configurable edge detection (rising/falling/both); synchronized sampling via WBIAS (16 ms or 64 ms) reduces standby current in closed-switch scenarios.
Fault Protection	±58 V short-circuit proof LIN pin; ±8 kV HBM / ±6 kV IEC 61000-4-2 ESD; ISO 7637-3 transient immunity; overtemperature shutdown with hysteresis.
Package	HTSSOP32 (SOT549-1); 6.1 mm × 11 mm body; 0.65 mm pitch; exposed die pad for enhanced thermal dissipation - validated for under-hood automotive environments.

Pinout & Package

HTSSOP32 package with 32-pin thermal-enhanced layout; exposed center pad must be soldered to PCB ground for optimal thermal and electrical performance per NXP recommendation.

Pin/Terminal	Circuit Role	Design Meaning
BAT (Pin 32)	Battery supply input	Primary power source for SBC; supports operation down to 4.5 V during engine cranking per ISO 16750-2.
V1 (Pin 4)	Regulated output	5 V ±2 % supply for microcontroller and peripherals; undervoltage warning/reset thresholds configurable via RSTN pull-up.
LIN (Pin 25)	LIN bus interface	Analog bidirectional bus line; ±58 V short-circuit protected; ISO 7637-3 transient hardened; connects to vehicle LIN network.
DLIN (Pin 26)	LIN termination diode connection	Provides internal termination path; eliminates need for external diode in standard LIN node designs.
RSTN (Pin 6)	Bidirectional reset I/O	Drives LOW for system reset; accepts external LOW pulse for forced reset; reset pulse width selectable (short/long) via external resistor.
INTN (Pin 7)	Interrupt output	Open-drain signal indicating V1 undervoltage, LIN/local wake-up, cyclic, or power-on events - enables prioritized MCU interrupt handling.
WAKE1/WAKE2 (Pins 18/19)	Local wake-up analog inputs	Configurable edge-sensitive inputs for mechanical switches or sensors; sampling synchronized to WBIAS for ultra-low standby current.
VEXCTRL/VEXCC (Pins 31/29)	External PNP transistor control	VEXCTRL drives base; VEXCC monitors collector current - enables scalable current delivery beyond 250 mA with distributed thermal load.
EN (Pin 8)	Global enable output	Fail-safe output controlling safety-critical hardware; driven HIGH only in Normal mode when ENC = 1 - prevents unintended activation.
LIMP (Pin 17)	Limp home output	Active-LOW output asserting 'limp home' hardware during Overtemp or severe system fault; controlled via LHC bit in Mode_Control register.

Key Features

Feature	Design Value
Advanced low-power concept	Standby current < 100 µA and Sleep current < 20 µA with full wake-up capability - extends battery life in always-on vehicle modules.
Safe system start-up behavior	Controlled power sequencing ensures microcontroller receives stable V1 before release from reset; prevents boot failures during VBAT transients.
Detailed hierarchical status reporting	Register-mapped diagnostics (WD_and_Status, Int_Status) provide per-subsystem visibility into V1 health, wake source, LIN activity, and thermal state.
Intelligent limp home activation	LIMP output asserts LOW automatically upon Overtemp entry or via software-controlled LHWC/LHC bits - enables fail-operational response without MCU intervention.
EMC-optimized LIN slope control	Configurable low-slope mode (10.4 kbit/s) reduces radiated emissions while maintaining bus timing margins - simplifies CISPR 25 compliance testing.

Applications

Body Control Module (BCM)	Seat Position Memory System
Use Scenario: Centralized control of door locks, window lifts, mirrors, and interior lighting in passenger vehicles. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD serves as primary power manager and LIN interface, regulating MCU supply and relaying commands between LIN master and distributed actuators. Use Value: Integrated watchdog and limp home output ensure safe degradation (e.g., partial lock functionality) during LIN bus faults or thermal overload - meeting ASIL-B functional safety requirements.	Use Scenario: Storing and recalling driver seat position settings via LIN-connected memory seats. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD powers the seat MCU and handles LIN communication with body domain controller; wake-up inputs detect seat switch actuation. Use Value: Dual wake-up inputs with synchronized sampling reduce quiescent current to < 20 µA in Sleep mode - enabling multi-year battery backup for non-volatile seat profile storage.
Roof Module with Sunroof Control	Trunk Lid Actuator
Use Scenario: Managing sunroof open/close, tilt, and pinch detection logic in roof-mounted electronic modules. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD supplies 5 V to sunroof MCU and interfaces with LIN master; LIMP output triggers mechanical fallback if motor stall or overtemperature occurs. Use Value: ±58 V short-circuit proof LIN pin withstands load dump events during sunroof motor commutation - eliminating need for external TVS diodes.	Use Scenario: Controlling electric trunk lid latches and position feedback in premium vehicle rear compartments. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD regulates MCU and sensor supply; INTN signals overcurrent or timeout faults to host ECU via SPI; EN output disables latch driver during fault. Use Value: Programmable V1 undervoltage reset threshold (70 % or 90 %) prevents erratic latch behavior during battery voltage sag - ensuring reliable closure under all operating conditions.

Body Control Module (BCM)

Seat Position Memory System

Use Scenario: Centralized control of door locks, window lifts, mirrors, and interior lighting in passenger vehicles.

IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD serves as primary power manager and LIN interface, regulating MCU supply and relaying commands between LIN master and distributed actuators.

Use Value: Integrated watchdog and limp home output ensure safe degradation (e.g., partial lock functionality) during LIN bus faults or thermal overload - meeting ASIL-B functional safety requirements.

Use Scenario: Storing and recalling driver seat position settings via LIN-connected memory seats.

IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD powers the seat MCU and handles LIN communication with body domain controller; wake-up inputs detect seat switch actuation.

Use Value: Dual wake-up inputs with synchronized sampling reduce quiescent current to < 20 µA in Sleep mode - enabling multi-year battery backup for non-volatile seat profile storage.

Roof Module with Sunroof Control

Trunk Lid Actuator

Use Scenario: Managing sunroof open/close, tilt, and pinch detection logic in roof-mounted electronic modules.

IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD supplies 5 V to sunroof MCU and interfaces with LIN master; LIMP output triggers mechanical fallback if motor stall or overtemperature occurs.

Use Value: ±58 V short-circuit proof LIN pin withstands load dump events during sunroof motor commutation - eliminating need for external TVS diodes.

Use Scenario: Controlling electric trunk lid latches and position feedback in premium vehicle rear compartments.

IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WD regulates MCU and sensor supply; INTN signals overcurrent or timeout faults to host ECU via SPI; EN output disables latch driver during fault.

Use Value: Programmable V1 undervoltage reset threshold (70 % or 90 %) prevents erratic latch behavior during battery voltage sag - ensuring reliable closure under all operating conditions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LIN SBC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UJA1076ATW/5V0/WD	Lower integration: no LIMP output; single wake-up input; no VEXCTRL/VEXCC for external PNP extension.	Suitable for cost-sensitive LIN nodes without fail-operational requirements or high-current MCU loads.	Select UJA1076ATW/5V0/WD only when limp home functionality and >250 mA regulated current are not required.
TLE9471-2ES	Infineon LIN SBC with integrated 5 V/300 mA regulator, CAN physical layer, and higher ESD rating (±12 kV HBM), but no dedicated LIMP pin or DLIN termination diode.	Preferred where CAN+LIN hybrid networking or higher ESD robustness is needed, but requires external circuitry for limp home behavior.	Choose TLE9471-2ES when CAN coexistence or extended ESD margin outweighs the benefit of UJA1079ATW/5V0/WD's integrated limp home and LIN termination.

Compared with UJA1076ATW/5V0/WD, the UJA1079ATW/5V0/WD adds fail-operational limp home control and scalable current delivery; versus TLE9471-2ES, it trades CAN capability for tighter LIN-specific features like DLIN termination and lower standby current - making it optimal for pure LIN body domain nodes requiring ASIL-B-compliant fault response.

Availability

UJA1079ATW/5V0/WD is available at Aetrix Electronics and suitable for automotive body electronics, seat control systems, and roof module designs requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 Grade 1 qualification.

Supply support for UJA1079ATW/5V0/WD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade mixed-signal ICs.

The UJA1079ATW/5V0/WD belongs to NXP's System Basis Chip portfolio, engineered specifically for LIN-based automotive ECUs to consolidate power, communication, and safety functions - reducing bill-of-materials and improving reliability in body electronics.

FAQ

What LIN protocol versions does the UJA1079ATW/5V0/WD support?

The UJA1079ATW/5V0/WD supports LIN 2.2A and SAE J2602 as primary standards, with full backward compatibility to LIN 2.2, 2.1, 2.0, and LIN 1.0–1.3. This ensures seamless integration into both new vehicle platforms and legacy LIN networks without firmware or hardware modification to the UJA1079ATW/5V0/WD itself.

How does the UJA1079ATW/5V0/WD manage thermal dissipation when delivering 250 mA?

The UJA1079ATW/5V0/WD manages thermal load through its HTSSOP32 package with exposed die pad - which must be soldered to PCB ground - and optional external PNP transistor support via VEXCTRL and VEXCC pins. This architecture distributes heat across the board, allowing sustained 250 mA output while maintaining junction temperature within AEC-Q100 Grade 1 limits (−40 °C to +125 °C).

Can the UJA1079ATW/5V0/WD operate during engine cranking?

Yes, the UJA1079ATW/5V0/WD operates reliably during engine cranking with battery voltages as low as 4.5 V, complying with ISO 16750-2. Its V1 regulator maintains stable 5 V ±2 % output under these conditions, and the system controller ensures controlled startup and reset behavior - preventing MCU lockup or undefined states in UJA1079ATW/5V0/WD-dependent ECUs.

What is the function of the DLIN pin on the UJA1079ATW/5V0/WD?

The DLIN pin on the UJA1079ATW/5V0/WD provides an internal connection point for the LIN bus termination diode, eliminating the need for an external discrete diode in standard LIN node implementations. This simplifies PCB layout, reduces component count, and improves signal integrity by minimizing parasitic inductance in the termination path of the UJA1079ATW/5V0/WD.

How does the watchdog in the UJA1079ATW/5V0/WD differ between Window and Timeout modes?

In Window mode, the UJA1079ATW/5V0/WD watchdog requires triggers within a defined time window (first half of period); early or late triggers cause reset. In Timeout mode, any trigger resets the timer, and overflow sets a cyclic interrupt (CI); only overflow with pending CI causes reset. This gives designers flexibility: Window mode enforces strict timing discipline, while Timeout mode supports periodic polling with graceful fault escalation - both configurable in UJA1079ATW/5V0/WD firmware.

UJA1079ATW/5V0/WD, Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 32-TSSOP (0.240", 6.10mm Width) Exposed Pad

Packaging:: Tube

Product Status:: Active

Applications:: -

Interface:: SPI Serial

Voltage - Supply:: 4.5V ~ 28V

Supplier Device Package:: 32-HTSSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

UJA1079ATW/5V0/WD, FAQ

1.How can I place an order for UJA1079ATW/5V0/WD, through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1079ATW/5V0/WD, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1079ATW/5V0/WD, reliable?

The price and inventory of UJA1079ATW/5V0/WD, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1079ATW/5V0/WD, is usually 5 days.

3.What payment methods are accepted for UJA1079ATW/5V0/WD,?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1079ATW/5V0/WD, transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1079ATW/5V0/WD,?

UJA1079ATW/5V0/WD, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1079ATW/5V0/WD, order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1079ATW/5V0/WD,?

For technical support, including UJA1079ATW/5V0/WD, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1079ATW/5V0/WD, requirements.

6.How does Aetrix verify that UJA1079ATW/5V0/WD, is sourced from the original manufacturer or authorized distributors?

All UJA1079ATW/5V0/WD, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1079ATW/5V0/WD, meets industry standards.

7.What is the process for return or replacement of UJA1079ATW/5V0/WD,?

All UJA1079ATW/5V0/WD, units undergo pre-shipment inspection (PSI). If there is an issue with UJA1079ATW/5V0/WD,, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1079ATW/5V0/WD, part is unused and in its original packaging.

Return procedure for UJA1079ATW/5V0/WD,:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…