My Inquiry
My Account
NXP Semiconductors UJA1079ATW/5V0/WDJ
- Part No.:
- UJA1079ATW/5V0/WDJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Datasheet:
-
UJA1079ATW/5V0/WDJ.pdf
- Description:
- IC INTFACE SPECIALIZED 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,945
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1079ATW/5V0/WDJ from NXP Semiconductors is a LIN core System Basis Chip (SBC) integrating a LIN 2.2A/SAE J2602 transceiver, 5 V ±2 % voltage regulator delivering up to 250 mA, advanced window/timeout watchdog with on-chip oscillator, SPI interface, two local wake-up inputs, and limp home output - designed for automotive ECU power management and LIN sub-bus control.
For engineers reviewing the UJA1079ATW/5V0/WDJ datasheet, UJA1079ATW/5V0/WDJ pinout, UJA1079ATW/5V0/WDJ application, or UJA1079ATW/5V0/WDJ equivalent, this page delivers verified functional scope, thermal-safe regulator operation down to 4.5 V battery input, ISO 7637-3–compliant LIN bus protection, and precise wake-up source detection for ECU sleep/wake sequencing.
Technical Context
The UJA1079ATW/5V0/WDJ implements a state-machine-based system controller managing Off/Standby/Normal/Sleep/Overtemp mode transitions triggered by VBAT thresholds, LIN activity, local wake events, or temperature faults. Its LIN transceiver supports low-slope (10.4 kbit/s) and normal-slope (20 kbit/s) modes with integrated DLIN termination diode and ±58 V short-circuit proofing.
Power management includes dual wake-up inputs (WAKE1/WAKE2) with configurable sampling (16 ms/64 ms), WBIAS-controlled external biasing, and V1 regulator with programmable PNP activation thresholds (50/85 mA). The watchdog operates in Window, Timeout, or Off modes with independent on-chip oscillator timing and software-initiated reset capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LIN Compliance | LIN 2.2A and SAE J2602 compliant; backward compatible to LIN 1.0–2.2; enables interoperability with legacy and modern LIN networks. |
| V1 Regulator Output | 5 V ±2 %, 250 mA max; supports microcontroller + peripherals; extendable via external PNP transistor for thermal load sharing. |
| Watchdog Modes | Window, Timeout, and Off modes; default 128 ms period; independent on-chip oscillator ensures timing stability during V1 brownout. |
| SPI Interface | 16-bit full-duplex SPI with read-only register access; enables real-time configuration, status reporting, and diagnostic readback without side effects. |
| Wake-up Inputs | Two analog wake-up pins (WAKE1/WAKE2) with programmable edge detection and synchronized sampling via WBIAS signal. |
| Thermal & Electrical Protection | Overtemperature shutdown; ±8 kV HBM / ±6 kV IEC 61000-4-2 ESD; ±58 V short-circuit proof LIN pin; ISO 7637-3 transient protection. |
| Operating Voltage Range | VBAT down to 4.5 V (e.g., engine cranking); maintains V1 regulation and full wake-up functionality per ISO 16750-2. |
Pinout & Package
Package: HTSSOP32 (SOT549-1), 6.1 mm × 11 mm, 0.65 mm pitch, exposed die pad for thermal and electrical grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT (Pin 32) | Battery supply input | Primary power source for SBC; supports operation down to 4.5 V; powers internal oscillator independently of V1. |
| V1 (Pin 4) | Regulated 5 V output | Supplies microcontroller and peripherals; ±2 % accuracy; undervoltage warning at 90 %, reset at 90 % or 70 % nominal. |
| LIN (Pin 25) | LIN bus interface | Bi-directional AIO pin; ±58 V short-circuit protected; ISO 7637-3 transient hardened; supports active/low-power bus states. |
| RSTN (Pin 6) | Bidirectional reset I/O | Drives LOW on system fault or watchdog overflow; accepts external LOW pulse for forced reset; reset width configurable externally. |
| WAKE1 / WAKE2 (Pins 18, 19) | Local wake-up inputs | Analog inputs with programmable edge detection; sampling time selectable (16 ms or 64 ms) via WBIAS and WBC control. |
| INTN (Pin 7) | Interrupt output | Open-drain output signaling V1 undervoltage, LIN/local wake-up, cyclic, or power-on events; individually maskable via Int_Control. |
| SDI/SDO/SCK/SCSN (Pins 9–12) | SPI interface | Full-duplex 16-bit SPI; SCSN active-low chip select; data sampled on falling SCK edge; supports read-only register access. |
| LIMP (Pin 17) | Limp home output | Fail-safe open-drain output driven LOW during Overtemp or critical failure; activates hardware-level fallback behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Advanced low-power concept | Standby current < 100 µA and Sleep current < 20 µA with full wake-up capability via LIN or local inputs. |
| Safe system start-up | Controlled power-on sequence with configurable reset pulse width and V1 undervoltage monitoring before microcontroller release. |
| Detailed status reporting | Register-mapped diagnostics including V1S, WLS1/WLS2, WI1/WI2, CI, and POSI flags accessible via SPI. |
| Flexible wake-up architecture | Two independent wake inputs with edge-selectable interrupts, synchronized sampling, and WBIAS-driven external biasing. |
| Robust LIN bus interface | Integrated DLIN termination diode, low-slope mode for EMC optimization, and ±58 V short-circuit tolerance on LIN pin. |
Applications
| Body Control Module (BCM) | Seat Control Unit |
|---|---|
|
Use Scenario: Centralized control of door locks, windows, mirrors, and lighting via LIN sub-network. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WDJ serves as primary power manager and LIN interface, regulating MCU supply and enabling bus wake-up from sleep. Use Value: Enables ultra-low standby current (<100 µA) while maintaining full LIN wake-up responsiveness and overvoltage/overtemperature fault containment. |
Use Scenario: Motorized seat position adjustment with position feedback and memory recall using LIN-connected sensors and actuators. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WDJ supplies 5 V to seat MCU and LIN transceiver, monitors V1 integrity, and triggers LIMP output on thermal fault. Use Value: Delivers stable 5 V ±2 % under cranking (VBAT = 4.5 V), supports safe limp-home activation via LIMP pin during motor stall or overtemp. |
| Roof Module (Sunroof/Blind Control) | Climate Control Actuator |
|
Use Scenario: Sunroof open/close and tilt control with anti-pinch sensing and LIN communication to HVAC or body domain controller. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WDJ provides regulated 5 V power, handles LIN bus arbitration, and detects local switch wake events via WAKE1/WAKE2. Use Value: Integrates wake-up, reset, and interrupt signaling into single package - eliminates discrete bias resistors, regulators, and watchdog ICs. |
Use Scenario: Air flap actuation in HVAC systems using stepper motors controlled via LIN commands from climate ECU. IC Role / Device Role / Timing Role: UJA1079ATW/5V0/WDJ manages power sequencing, monitors LIN bus activity for wake, and asserts EN output to enable safety-critical motor drivers. Use Value: EN pin provides fail-safe global enable control; SPI-accessible status registers allow real-time health monitoring of V1 and thermal margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1076ATW/5V0/WDJ | Same HTSSOP32 package and 5 V regulator, but lacks LIMP output and has reduced SPI register set (no Int_Status bit clearing). | Not suitable where fail-safe limp-home activation is required; limited diagnostic flag visibility. | Select UJA1079ATW/5V0/WDJ when LIMP-driven hardware fallback or full interrupt status clearing (via write-1-to-clear) is mandatory. |
| TLE9183QKXUMA1 | Infineon LIN SBC with 5 V/250 mA regulator, but uses different SPI protocol (3-wire vs. 4-wire), no WBIAS-controlled wake sampling, and no DLIN termination diode. | Requires PCB layout changes for SPI routing and external LIN termination; lacks synchronized wake sampling for low-leakage switches. | Choose UJA1079ATW/5V0/WDJ for drop-in replacement in existing NXP-based designs requiring WBIAS timing control and integrated DLIN diode. |
Compared with UJA1076ATW/5V0/WDJ, UJA1079ATW/5V0/WDJ adds LIMP output and full interrupt status management; versus TLE9183QKXUMA1, it offers native DLIN termination and configurable wake sampling - both critical for automotive ECU reliability and layout simplification.
Availability
UJA1079ATW/5V0/WDJ is available at Aetrix Electronics and suitable for automotive body electronics, seat control units, roof modules, and climate actuator designs requiring stable component supply, AEC-Q100 qualification, and long-term automotive lifecycle support.
Supply support for UJA1079ATW/5V0/WDJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade mixed-signal ICs.
The UJA1079ATW/5V0/WDJ belongs to NXP's LIN System Basis Chip product line, engineered specifically to consolidate ECU power management, communication, and safety functions into a single AEC-Q100 qualified device for cost-sensitive, thermally constrained automotive nodes.
FAQ
What LIN protocol versions does the UJA1079ATW/5V0/WDJ support?
The UJA1079ATW/5V0/WDJ supports LIN 2.2A and SAE J2602, and is backward compatible with LIN 2.2, LIN 2.1, LIN 2.0, LIN 1.3, LIN 1.2, LIN 1.1, and LIN 1.0. This broad compatibility ensures seamless integration across legacy and next-generation LIN networks without firmware or hardware revision.
Does the UJA1079ATW/5V0/WDJ include an integrated LIN termination diode?
Yes, the UJA1079ATW/5V0/WDJ integrates a termination diode at pin DLIN (Pin 26), eliminating the need for an external diode in standard LIN bus configurations. This reduces BOM count and improves board-level reliability while supporting both normal-slope (20 kbit/s) and low-slope (10.4 kbit/s) bus operation.
How does the UJA1079ATW/5V0/WDJ handle battery cranking conditions?
The UJA1079ATW/5V0/WDJ maintains regulated 5 V output and full functionality down to VBAT = 4.5 V, complying with ISO 16750-2 cranking profiles. Its V1 regulator remains stable, wake-up detection stays active, and SPI communication remains operational - ensuring uninterrupted ECU responsiveness during engine start.
What is the purpose of the WBIAS pin on the UJA1079ATW/5V0/WDJ?
The WBIAS pin (Pin 28) provides a controllable bias signal for external wake-up switch circuitry. It enables synchronized sampling of WAKE1/WAKE2 inputs at either 16 ms or 64 ms intervals (selected via WBC bit), reducing leakage current in Standby mode while preserving reliable wake detection - critical for ultra-low-power automotive ECUs.
Can the UJA1079ATW/5V0/WDJ drive external PNP transistors for higher current delivery?
Yes, the UJA1079ATW/5V0/WDJ supports external PNP transistor augmentation via VEXCTRL (Pin 31) and VEXCC (Pin 29). The PNP activation threshold is programmable (50 mA or 85 mA rising/falling), allowing heat dissipation to be shared across the PCB - extending thermal margin for sustained 250 mA+ loads.
UJA1079ATW/5V0/WDJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- SPI Serial
- Voltage - Supply:
- 4.5V ~ 28V
- Supplier Device Package:
- 32-HTSSOP
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
UJA1079ATW/5V0/WDJ FAQ
1.How can I place an order for UJA1079ATW/5V0/WDJ through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1079ATW/5V0/WDJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1079ATW/5V0/WDJ reliable?
The price and inventory of UJA1079ATW/5V0/WDJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1079ATW/5V0/WDJ is usually 5 days.
3.What payment methods are accepted for UJA1079ATW/5V0/WDJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1079ATW/5V0/WDJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1079ATW/5V0/WDJ?
UJA1079ATW/5V0/WDJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1079ATW/5V0/WDJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1079ATW/5V0/WDJ?
For technical support, including UJA1079ATW/5V0/WDJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1079ATW/5V0/WDJ requirements.
6.How does Aetrix verify that UJA1079ATW/5V0/WDJ is sourced from the original manufacturer or authorized distributors?
All UJA1079ATW/5V0/WDJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1079ATW/5V0/WDJ meets industry standards.
7.What is the process for return or replacement of UJA1079ATW/5V0/WDJ?
All UJA1079ATW/5V0/WDJ units undergo pre-shipment inspection (PSI). If there is an issue with UJA1079ATW/5V0/WDJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1079ATW/5V0/WDJ part is unused and in its original packaging.
Return procedure for UJA1079ATW/5V0/WDJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1079ATW/5V0/WDJ Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
