My Inquiry
My Account
NXP Semiconductors UJA1131AHW/5F4/0Y
- Part No.:
- UJA1131AHW/5F4/0Y
- Manufacturer:
- NXP Semiconductors
- Package:
- -
- Datasheet:
-
UJA1131AHW/5F4/0Y.pdf
- Description:
- UJA1131AHW/5F4/0Y
- Quantity:
- Payment:
- Shipping:
Inventory:2,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1131AHW/5F4/0Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 5 V/500 mA LDO (V1), ISO 11898-2/6-compliant HS-CAN transceiver supporting up to 2 Mbit/s CAN FD data fields, dual LIN 2.x transceivers, and four configurable high-voltage I/Os (HVIOs). It delivers fail-safe power management with limp-home outputs and operates down to 2 V battery input via boost mode.
For engineers reviewing the UJA1131AHW/5F4/0Y datasheet, UJA1131AHW/5F4/0Y pinout, UJA1131AHW/5F4/0Y application, or UJA1131AHW/5F4/0Y equivalent, this device serves as a complete power, communication, and safety subsystem for body control modules, gateway ECUs, and ADAS domain controllers requiring robust partial networking, low-voltage resilience, and SPI-configurable fault recovery.
Technical Context
The UJA1131AHW/5F4/0Y implements a fully autonomous buck-boost SMPS with single-coil topology, enabling seamless transition between Buck (for efficiency above ~6.5 V) and Boost (for operation down to 2 V) based on BAT voltage and load. Its CAN transceiver complies with ISO 11898-2:201x and ISO 11898-6:2013, supporting CAN FD-passive partial networking - allowing Sleep-mode retention during CAN FD traffic without bus errors.
This variant includes dual LIN transceivers (LIN1/LIN2), four HVIOs (HVIO1–HVIO4) configurable as HS/LS drivers or wake-up inputs, and a 10-bit A/D converter for dual-channel battery monitoring (BAT/BATSENSE). All configuration-including limp-home timing, watchdog window, and power mode behavior-is stored in non-volatile memory and accessible via 16-/24-/32-bit SPI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 5 V ±2 %, 500 mA - powers microcontroller with transient capability and short-circuit protection |
| SMPS Mode | Buck/Boost auto-select - maintains regulated output across 2 V–27 V battery range using one external coil |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD data field - meets ISO 11898-2:201x timing for fast-phase reliability |
| LIN Channels | Dual LIN 2.x compliant - supports SAE J2602 and backward compatibility with LIN 1.3 |
| HVIO Count | 4 pins (HVIO1–HVIO4) - individually configurable as high-side, low-side, or wake-up inputs with open-load diagnostics |
| Package | HTQFP48 (10 mm × 10 mm) - thermally enhanced with exposed die pad tied to GND for ECU-level thermal management |
| Wake-up Sources | CAN, LIN, HVIO - selective wake-up with source reporting via SPI; supports CAN FD-passive partial networking |
Pinout & Package
UJA1131AHW/5F4/0Y is housed in a compact HTQFP48 package (SOT1181-2) with 10 mm × 10 mm footprint, 1.0 mm height, and exposed thermal pad internally connected to GND (pins 4 and 23) - requiring PCB ground plane connection for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Battery supply input | Main power source for LIN transceivers and A/D converter channel 0; withstands ISO 7637-3 transients |
| V1 | Main regulator output | 5 V ±2 %, 500 mA supply for MCU; shuts off in Sleep mode; includes clamp limiting output to <6 V under reverse current |
| TXDC / RXDC | CAN data interface | Differential transmit/receive pins for ISO 11898-2 HS-CAN; support CAN FD active communication up to 2 Mbit/s |
| LIN1 / LIN2 | Local Interconnect Network buses | Two independent LIN 2.x physical layers; each includes integrated slave termination and SAE J2602 compliance |
| HVIO1–HVIO4 | High-voltage I/Os | Configurable as HS/LS drivers (RON <24 Ω) or wake-up inputs; support limp-home signals (100 Hz/10 %, 1.25 Hz/50 %) |
| RSTN | Reset I/O | Bidirectional pin referenced to V1; asserts LOW on watchdog timeout or V1 undervoltage; reset pulse length programmable |
| SCK / SDO / SDI / SCSN | SPI interface | 16-/24-/32-bit serial interface for configuration, diagnostics, and NVM access; supports daisy-chaining |
| LIMP | Limp-home output | Active-Low signal driving application-specific fail-safe hardware; activated automatically in Overload or FSP mode |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Enables Sleep-mode retention during CAN FD traffic without generating bus errors - critical for mixed CAN/CAN FD networks |
| Autonomous buck-boost SMPS | Single external coil supports uninterrupted MCU operation from 2 V battery input; eliminates need for discrete boost ICs |
| Configurable limp-home outputs | HVIO2 (static HS), HVIO3 (100 Hz/10 %), HVIO4 (1.25 Hz/50 %) - provide graded fail-safe signaling per ASAM standards |
| Dual-channel battery monitoring | 10-bit ADC measures both BAT and BATSENSE simultaneously - detects polarity diode drop and ground offset up to 2.5 V |
| Non-volatile configuration storage | Stores power-on behavior, watchdog settings, limp-home timing, and Sleep mode enable state - survives power cycles without reprogramming |
Applications
| Body Control Module (BCM) | Gateway ECU |
|---|---|
Use Scenario: Centralized control of lighting, door locks, and HVAC in modern vehicle architectures. IC Role / Device Role / Timing Role: Primary SBC providing regulated 5 V power, dual LIN for sensor/actuator clusters, and CAN for backbone communication. Use Value: Enables direct battery operation down to 2 V during cranking; limp-home outputs maintain basic lighting/lock functions during MCU failure. | Use Scenario: Protocol translation and message routing between CAN FD domains (ADAS, infotainment) and legacy CAN/LIN subnets. IC Role / Device Role / Timing Role: High-integrity bridge node with CAN FD-passive partial networking - stays asleep during CAN FD bursts while waking for classic CAN frames. Use Value: Reduces gateway ECU quiescent current by >40 % vs. always-on CAN transceivers; eliminates bus errors from CAN FD traffic in Sleep mode. |
| Electric Power Steering (EPS) | Advanced Driver Assistance Systems (ADAS) Domain Controller |
Use Scenario: Safety-critical steering assist system requiring ASIL-B compliant power and communication supervision. IC Role / Device Role / Timing Role: Fault-tolerant SBC delivering monitored 5 V power, CAN diagnostics, and HVIO-driven torque fallback signals. Use Value: On-chip watchdog with window mode and cyclic wake-up ensures deterministic MCU health checks; LIMP pin triggers mechanical steering fallback path. | Use Scenario: Consolidated ADAS controller managing radar, camera, and ultrasonic sensors via multiple LIN and CAN interfaces. IC Role / Device Role / Timing Role: Dual-LIN master coordinating sensor calibration and status reporting; CAN FD transceiver handling high-bandwidth object lists. Use Value: Integrated dual LIN transceivers reduce BOM count and PCB area; SMPS ripple suppression ensures clean power for analog sensor front-ends. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1132HW/5V0 | Same buck/boost SMPS, 5 V/500 mA V1, dual LIN, 4 HVIOs - but lacks CAN FD-passive partial networking | Requires external wake-up filtering in mixed CAN/CAN FD networks; higher Sleep current due to CAN receiver biasing | Select when CAN FD traffic is absent or full CAN FD compatibility is unnecessary; lower cost for legacy CAN-only systems |
| TLE9471-2ES | Infineon SBC with 5 V/500 mA LDO, CAN FD transceiver, single LIN, no HVIOs - uses external boost for <6 V operation | No integrated limp-home timers or HVIO diagnostics; requires external components for battery monitoring and wake-up logic | Choose when system-level HVIO count is zero and external boost design is acceptable; better suited for centralized power distribution topologies |
Compared with UJA1132HW/5V0, UJA1131AHW/5F4/0Y adds CAN FD-passive partial networking for true low-power Sleep in hybrid CAN/CAN FD networks; versus TLE9471-2ES, it integrates HVIOs, dual LIN, and autonomous buck-boost - reducing external component count by ≥7 parts and simplifying fail-safe signal generation.
Availability
UJA1131AHW/5F4/0Y is available at Aetrix Electronics and suitable for automotive body control modules, gateway ECUs, electric power steering systems, and ADAS domain controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for UJA1131AHW/5F4/0Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade power management and communication ICs.
The UJA113x product line was designed specifically for next-generation automotive Electronic Control Units, integrating power regulation, CAN/LIN communication, HVIO control, and fail-safe supervision into a single thermally optimized package for ASIL-B–capable systems.
FAQ
What is the minimum battery voltage supported by UJA1131AHW/5F4/0Y during engine cranking?
UJA1131AHW/5F4/0Y supports operation down to 2 V battery input via its integrated boost converter, maintaining regulated 5 V output to the microcontroller without interruption. This capability is confirmed in Section 2.2 of the datasheet and enables reliable ECU functionality during cold-cranking events where battery voltage dips below 6 V. The boost function activates automatically when BAT falls below the buck-to-boost transition threshold.
Does UJA1131AHW/5F4/0Y support CAN FD communication in both Normal and Sleep modes?
UJA1131AHW/5F4/0Y supports CAN FD active communication up to 2 Mbit/s in the data field only in Normal mode. In Sleep mode, it implements CAN FD-passive partial networking per ISO 11898-6:2013 - meaning it ignores CAN FD traffic entirely and remains asleep, avoiding false wake-ups. Classic CAN frames still trigger wake-up, preserving network responsiveness without bus errors.
How many LIN channels does UJA1131AHW/5F4/0Y integrate, and are they independently configurable?
UJA1131AHW/5F4/0Y integrates two fully independent LIN 2.x transceivers (LIN1 and LIN2), each compliant with SAE J2602 and backward-compatible with LIN 1.3. They feature separate physical interfaces, internal slave termination, and individual enable/disable control via SPI. LIN2 is functional in this variant - unlike UJA113xFD/0 variants where LIN2 is internally connected and unused.
What diagnostic capabilities does UJA1131AHW/5F4/0Y provide for its high-voltage I/Os?
UJA1131AHW/5F4/0Y provides comprehensive HVIO diagnostics including open-load detection, short-circuit protection (to GND or battery), reverse-current blocking in Off state, and configurable undervoltage/overvoltage shutdown. Each of the four HVIOs (HVIO1–HVIO4) reports fault status individually via SPI registers, and wake-up sources are identifiable by pin number - enabling precise root-cause analysis in safety-critical automotive systems.
Can the limp-home functionality of UJA1131AHW/5F4/0Y be customized, and how is it triggered?
Yes - UJA1131AHW/5F4/0Y supports three distinct limp-home outputs: HVIO2 (static high-side), HVIO3 (100 Hz, 10 % duty cycle), and HVIO4 (1.25 Hz, 50 % duty cycle), all configurable via non-volatile memory. These activate automatically upon entry into Overload or Forced Sleep Preparation (FSP) mode - triggered by overtemperature, overvoltage, or reset counter overflow - ensuring fail-safe behavior without MCU intervention.
UJA1131AHW/5F4/0Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
UJA1131AHW/5F4/0Y FAQ
1.How can I place an order for UJA1131AHW/5F4/0Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1131AHW/5F4/0Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1131AHW/5F4/0Y reliable?
The price and inventory of UJA1131AHW/5F4/0Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1131AHW/5F4/0Y is usually 5 days.
3.What payment methods are accepted for UJA1131AHW/5F4/0Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1131AHW/5F4/0Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1131AHW/5F4/0Y?
UJA1131AHW/5F4/0Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1131AHW/5F4/0Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1131AHW/5F4/0Y?
For technical support, including UJA1131AHW/5F4/0Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1131AHW/5F4/0Y requirements.
6.How does Aetrix verify that UJA1131AHW/5F4/0Y is sourced from the original manufacturer or authorized distributors?
All UJA1131AHW/5F4/0Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1131AHW/5F4/0Y meets industry standards.
7.What is the process for return or replacement of UJA1131AHW/5F4/0Y?
All UJA1131AHW/5F4/0Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1131AHW/5F4/0Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1131AHW/5F4/0Y part is unused and in its original packaging.
Return procedure for UJA1131AHW/5F4/0Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1131AHW/5F4/0Y Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
