My Inquiry
My Account
NXP Semiconductors UJA1136AHW/3/0Y
- Part No.:
- UJA1136AHW/3/0Y
- Manufacturer:
- NXP Semiconductors
- Package:
- -
- Datasheet:
-
UJA1136AHW/3/0Y.pdf
- Description:
- UJA1136AHW/3/0Y
- Quantity:
- Payment:
- Shipping:
Inventory:3,108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1136AHW/3/0Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 3.3 V/500 mA LDO (V1), 5 V/100 mA auxiliary regulator (V2), ISO 11898-2/6-compliant HS-CAN transceiver supporting up to 2 Mbit/s CAN FD data fields, dual LIN transceivers, and battery monitoring with 10-bit ADC. It delivers fail-safe power management, limp-home outputs, and SPI-configurable non-volatile settings for engine control, body electronics, and ADAS domain controllers.
For engineers reviewing the UJA1136AHW/3/0Y datasheet, UJA1136AHW/3/0Y pinout, UJA1136AHW/3/0Y application, or UJA1136AHW/3/0Y equivalent, this page provides verified technical context, exact pin functions, automotive-grade reliability specs, and validated alternative parts for ECU power and communication subsystem design.
Technical Context
The UJA1136AHW/3/0Y implements a single-coil buck-boost SMPS that operates in automatic mode selection-buck when input exceeds output, boost when input drops as low as 2 V-to sustain microcontroller memory during battery dips. Its CAN transceiver complies fully with ISO 11898-2:201x and ISO 11898-6:2013, enabling partial networking with CAN FD-passive wake-up suppression.
This variant includes two LIN transceivers (LIN 2.x/SJ2602 compliant), four configurable HVIOs (HS/LS/wake-up), four internal PWM timers, and a dual-channel battery monitor with ratiometric threshold detection. All configuration-including limp-home behavior, watchdog window timing, and sleep mode enablement-is stored in non-volatile memory and accessible via 16-/24-/32-bit SPI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 3.3 V ±2 %, 500 mA max - powers MCU core with undervoltage reset at selectable 60–90 % threshold |
| V2 Output | 5 V ±2 %, 100 mA max - configurable as sensor supply with short-to-battery/ground protection |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD data field - meets ISO 11898-2:201x timing symmetry requirements |
| LIN Channels | 2 × LIN 2.x compliant - includes integrated slave termination and SAE J2602 compliance |
| Battery Monitor | 10-bit ADC, ±300 mV accuracy at 20 V FS - measures BAT and BATSENSE channels simultaneously |
| Operating Modes | Normal, Standby (V1 on), Sleep (V1 off), Off, Overload, Reset, FSP - all state transitions SPI-controllable |
| Package | HTQFP48, 10 mm × 10 mm - exposed die pad thermally connected to GND for enhanced thermal dissipation |
Pinout & Package
UJA1136AHW/3/0Y uses the HTQFP48 package (SOT1181-2) with 10 mm × 10 mm footprint, 1.0 mm height, and exposed thermal pad internally tied to GND (pins 4 and 23). The pad must be soldered to PCB ground for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Battery supply input | Main power source for LIN transceivers and A/D converter channel 0; withstands ±40 V transients per ISO 7637-3 |
| V1 | Main LDO output | 3.3 V regulated supply for MCU; includes clamp limiting output to ≤6 V under reverse current injection |
| VCAN | CAN transceiver supply | 5 V dedicated rail for HS-CAN physical layer; enables independent biasing from V1/V2 |
| RXDC / TXDC | CAN data interface | Differential receive/transmit pins for ISO 11898-2-compliant CAN bus connection |
| LIN1 / LIN2 | LIN bus interfaces | Two independent LIN physical layers supporting master/slave operation per LIN 2.x spec |
| HVIO1–HVIO4 | High-voltage I/Os | Configurable as HS/LS drivers or wake-up inputs; support open-load diagnostics and limp-home signaling (HVIO2–HVIO4) |
| LIMP | Limp-home output | Active-low signal for external fail-safe hardware activation; driven by internal fault logic or SPI command |
| SCK / SDO / SDI / SCSN | SPI interface | Full-duplex 16-/24-/32-bit serial interface for configuration, status readback, and NVM programming |
| INTN1 / INTN2 | Interrupt outputs | INTN1 reports all events; INTN2 reserved for high-priority interrupts (e.g., overtemperature, CAN error) |
| RSTN | Reset I/O | Bidirectional pin referenced to V1; asserts low on watchdog timeout or V1 undervoltage |
| EN | Enable output | Open-drain safety output to control external critical hardware (e.g., power stage shutdown) |
| BATSMPS / VSMPS / L1 / L2 / BOOTH1 / BOOTH2 / CAPA / CAPB | SMPS interface | Supports single external coil + capacitors; no discrete semiconductors required for buck/boost conversion |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Suppresses wake-up on CAN FD traffic in Sleep/Standby mode-prevents bus errors when legacy CAN nodes coexist with CAN FD |
| Boost-mode memory retention | Maintains V1 or V2 supply down to 2 V battery input-preserves MCU volatile memory during cranking or deep discharge |
| Configurable limp-home outputs | HVIO2 (static HS), HVIO3 (100 Hz/10 %), HVIO4 (1.25 Hz/50 %) - enables three distinct fail-safe actuation patterns |
| Loss-of-ground proof HVIOs | All four HVIOs remain functional and diagnostic-capable even if module ground is lost-critical for chassis-integrated ECUs |
| Non-volatile configuration storage | Stores power-on behavior, watchdog timing, sleep enable, and limp-home settings-eliminates boot-time SPI reconfiguration |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
|
Use Scenario: Real-time engine timing, fuel injection, and OBD-II diagnostics in 12 V vehicle architectures. IC Role / Device Role / Timing Role: Central SBC providing regulated power (V1/V2), CAN FD communication, dual-LIN sensor interfacing, and battery voltage monitoring. Use Value: Enables deterministic MCU operation during cold-crank (2 V battery dips) via boost-mode SMPS and prevents CAN bus disruption from mixed CAN/CAN FD traffic using FD-passive wake-up. |
Use Scenario: Centralized lighting, door lock, window lift, and HVAC control with distributed LIN sensors and actuators. IC Role / Device Role / Timing Role: Power and communication hub managing dual-LIN networks, HVIO-driven relays/lamps, and battery-supply health reporting. Use Value: Four HVIOs support direct drive of 12 V loads with open-load diagnostics, while dual LIN transceivers reduce BOM count versus discrete solutions. |
| Advanced Driver Assistance Systems (ADAS) | Electric Power Steering (EPS) |
|
Use Scenario: Camera, radar, and ultrasonic sensor fusion modules requiring robust power sequencing and fail-safe response. IC Role / Device Role / Timing Role: Safety-critical SBC delivering ASIL-B capable power regulation, CAN FD high-speed data transport, and configurable limp-home signaling. Use Value: LIMP pin and EN output provide hardware-level fault escalation paths; non-volatile configuration ensures consistent startup behavior across firmware updates. |
Use Scenario: Torque-assist motor control with torque sensor feedback, motor driver interface, and vehicle network integration. IC Role / Device Role / Timing Role: Integrated power manager supplying MCU, CAN bus, and position sensors while monitoring battery integrity for steering assist continuity. Use Value: Battery monitoring ADC supports predictive undervoltage shutdown before assist loss; dual-channel measurement detects polarity diode degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1135HW/3V3 | Same buck/low-current boost SMPS, 3.3 V/500 mA V1, dual LIN, but lacks CAN FD-passive partial networking | Suitable for CAN-only networks without CAN FD traffic; lower system-level EMC complexity in pure classic CAN designs | Select when CAN FD is not deployed and cost-sensitive LIN+CAN ECU designs require identical power specs |
| UJA1132HW/3V3 | Includes high-current boost SMPS (supports full MCU operation down to 2 V), same V1/V2, dual LIN, and CAN FD-passive capability | Enables full MCU runtime during battery dips-not just memory retention-making it suitable for real-time control loops | Choose when continuous MCU execution (not just memory hold) is required during cranking or load-dump conditions |
Compared with UJA1136AHW/3/0Y, UJA1135HW/3V3 omits CAN FD-passive wake suppression-increasing risk of spurious wake-ups in hybrid CAN/CAN FD networks-while UJA1132HW/3V3 adds high-current boost capability for sustained MCU operation below 6 V, at higher quiescent current in Standby mode.
Availability
UJA1136AHW/3/0Y is available at Aetrix Electronics and suitable for automotive engine control units, body control modules, ADAS domain controllers, and electric power steering systems requiring stable component supply, long-term lifecycle support, and AEC-Q100 qualified reliability.
Supply support for UJA1136AHW/3/0Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.
The UJA113x product line was designed specifically for next-generation automotive ECUs requiring integrated power, communication, and fail-safe management in compact, thermally efficient packages-targeting ASIL-B system compliance and reduced board space.
FAQ
What is the primary function of the UJA1136AHW/3/0Y in an automotive ECU?
The UJA1136AHW/3/0Y serves as a System Basis Chip that integrates power regulation (3.3 V/500 mA V1 LDO, 5 V/100 mA V2), HS-CAN transceiver (up to 2 Mbit/s CAN FD), dual LIN transceivers, battery monitoring, HVIOs, and fail-safe features like watchdog and limp-home outputs. It replaces multiple discrete components in automotive ECUs, reducing BOM count and PCB area while ensuring robust operation across battery voltage extremes and electromagnetic environments.
Does the UJA1136AHW/3/0Y support CAN FD communication, and what are its limitations?
Yes, the UJA1136AHW/3/0Y supports CAN FD communication up to 2 Mbit/s in the data field and complies with ISO 11898-2:201x and ISO 11898-6:2013. Its key limitation is CAN FD-passive partial networking: it ignores CAN FD traffic in Sleep/Standby mode to prevent false wake-ups, but does not actively participate in CAN FD protocol arbitration or frame transmission beyond the data phase. Full CAN FD controller functionality remains with the host MCU.
How does the boost functionality of the UJA1136AHW/3/0Y differ from that of the UJA1132HW/3V3?
The UJA1136AHW/3/0Y implements a low-current boost stage intended solely to maintain microcontroller memory during battery dips down to 2 V. In contrast, the UJA1132HW/3V3 features a high-current boost SMPS capable of sustaining full MCU operation-including instruction execution and peripheral activity-at input voltages as low as 2 V. This makes UJA1132HW/3V3 suitable for real-time control during cranking, whereas UJA1136AHW/3/0Y prioritizes data retention over active processing.
Can the UJA1136AHW/3/0Y's HVIO pins be used for both driving loads and wake-up detection?
Yes, each of the four HVIO pins (HVIO1–HVIO4) on the UJA1136AHW/3/0Y is individually configurable via SPI as either a high-side driver, low-side driver, or wake-up input. Wake-up inputs support selectable edge (rising/falling) and threshold (ratiometric or absolute), with wake-source reporting over SPI. Diagnostics include open-load detection and short-circuit protection-enabling safe use in both actuation and sensing roles within the same ECU.
What package type and thermal characteristics does the UJA1136AHW/3/0Y use?
The UJA1136AHW/3/0Y uses the HTQFP48 package (SOT1181-2), measuring 10 mm × 10 mm × 1.0 mm with an exposed die pad thermally connected to GND (pins 4 and 23). This pad must be soldered to a PCB ground plane to achieve specified thermal resistance. The package is halogen-free and RoHS-compliant, rated for automotive temperature range (−40 °C to +150 °C junction).
UJA1136AHW/3/0Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
UJA1136AHW/3/0Y FAQ
1.How can I place an order for UJA1136AHW/3/0Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1136AHW/3/0Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1136AHW/3/0Y reliable?
The price and inventory of UJA1136AHW/3/0Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1136AHW/3/0Y is usually 5 days.
3.What payment methods are accepted for UJA1136AHW/3/0Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1136AHW/3/0Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1136AHW/3/0Y?
UJA1136AHW/3/0Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1136AHW/3/0Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1136AHW/3/0Y?
For technical support, including UJA1136AHW/3/0Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1136AHW/3/0Y requirements.
6.How does Aetrix verify that UJA1136AHW/3/0Y is sourced from the original manufacturer or authorized distributors?
All UJA1136AHW/3/0Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1136AHW/3/0Y meets industry standards.
7.What is the process for return or replacement of UJA1136AHW/3/0Y?
All UJA1136AHW/3/0Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1136AHW/3/0Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1136AHW/3/0Y part is unused and in its original packaging.
Return procedure for UJA1136AHW/3/0Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1136AHW/3/0Y Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
