My Inquiry
My Account
NXP Semiconductors UJA1136AHW/5/0Y
- Part No.:
- UJA1136AHW/5/0Y
- Manufacturer:
- NXP Semiconductors
- Package:
- -
- Datasheet:
-
UJA1136AHW/5/0Y.pdf
- Description:
- UJA1136AHW/5/0Y
- Quantity:
- Payment:
- Shipping:
Inventory:1,530
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1136AHW/5/0Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 5 V/500 mA LDO (V1), dual LIN transceivers, ISO 11898-2/6-compliant HS-CAN transceiver supporting up to 2 Mbit/s CAN FD data fields, and a low-current boost SMPS for microcontroller memory retention down to 2 V battery supply. It delivers fail-safe power management, limp-home outputs, and SPI-configurable non-volatile settings for ECU-level safety-critical control.
For engineers reviewing the UJA1136AHW/5/0Y datasheet, UJA1136AHW/5/0Y pinout, UJA1136AHW/5/0Y application, or UJA1136AHW/5/0Y equivalent, this device serves as a complete power + communication + diagnostics hub in body control modules, gateway ECUs, and ADAS domain controllers requiring robust partial networking, battery dip resilience, and ASIL-B–capable system supervision.
Technical Context
The UJA1136AHW/5/0Y implements a dual-mode switched-mode power supply (SMPS) that automatically selects buck or boost operation based on input voltage and load-its boost stage supplies only volatile memory (not full MCU core), enabling data retention during battery dips to 2 V. It supports CAN FD-passive partial networking per ISO 11898-6:2013, allowing selective wake-up without false triggers from CAN FD traffic while maintaining classic CAN compatibility.
This variant includes two LIN transceivers (LIN 2.x/SAE J2602 compliant), a 10-bit battery A/D converter with dual-channel monitoring, four configurable HVIOs (HS/LS/wake-up), and an SPI-configurable watchdog with window/timeout modes. Its HTQFP48 package integrates thermal enhancement via exposed die pad tied to GND for sustained operation in under-hood environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Input Range | 4.5 V to 40 V battery input; supports operation down to 2 V via boost mode for memory retention only |
| V1 Regulator Output | 5 V ±2 %, 500 mA max; powers MCU core in Standby mode; shuts off in Sleep mode |
| CAN Data Rate Support | Up to 2 Mbit/s in CAN FD data field; fully compliant with ISO 11898-2:201x and ISO 11898-6:2013 |
| LIN Channels | Two independent LIN 2.x transceivers; SAE J2602 compliant with integrated slave termination |
| SMPS Function | Buck/boost pre-regulator with single external coil; selectable pass-through mode for lowest quiescent current |
| HVIO Count & Config | Four high-voltage I/Os (HVIO1–HVIO4); individually configurable as HS/LS drivers or wake-up inputs with ratiometric threshold |
| Operating Modes | Off, Standby (V1 active), Normal (full operation), Sleep (V1 off), Overload (fail-safe shutdown), Reset, FSP |
Pinout & Package
UJA1136AHW/5/0Y is housed in a 10 mm × 10 mm HTQFP48 package with exposed thermal pad internally connected to GND (pins 4 and 23). The package enables low thermal resistance for automotive under-hood deployment and requires PCB-level grounding of the die pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Battery supply input | Main power source for LIN transceivers and A/D converter channel 0; withstands ISO 7637-3 transients |
| V1 | Main regulator output | 5 V ±2 %, 500 mA supply for MCU; disabled in Sleep mode; includes undervoltage reset at 90 % default threshold |
| VCAN | CAN transceiver supply | 5 V dedicated supply for HS-CAN physical layer; isolated from V1 for noise immunity |
| CANH / CANL | CAN bus interface | Differential HS-CAN bus pins; ±40 V short-circuit proof; ±6 kV IEC 61000-4-2 ESD rated |
| LIN1 / LIN2 | LIN bus interfaces | Two independent LIN 2.x physical layers; support master/slave roles; integrated termination |
| HVIO1–HVIO4 | High-voltage I/Os | Configurable HS/LS drivers or wake-up inputs; open-load/short-circuit diagnostics; loss-of-ground proof |
| LIMP | Limp-home output | Fail-safe signal pin; driven LOW in Overload mode; supports static or PWM limp-home patterns (100 Hz/10 %, 1.25 Hz/50 %) |
| SCK / SDO / SDI / SCSN | SPI interface | 16-/24-/32-bit SPI for configuration, status readback, and non-volatile memory programming |
| RSTN | Reset I/O | Bidirectional reset pin referenced to V1; programmable pulse length; triggered by watchdog overflow or V1 undervoltage |
| INTN1 / INTN2 | Interrupt outputs | INTN1 reports all interrupts; INTN2 reports high-priority events only (e.g., overtemperature, CAN/LIN fault) |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Enables Sleep mode during CAN FD traffic without bus errors-ideal for mixed CAN/CAN FD networks |
| Low-current boost SMPS | Supplies MCU memory (not core logic) down to 2 V battery; eliminates need for backup capacitor or secondary supply |
| Dual LIN transceivers with integrated termination | Reduces BOM count and PCB area; supports LIN cluster management and diagnostic communication |
| Four configurable HVIOs with diagnostics | Provides flexible I/O for sensors, actuators, or wake-up sources; includes open-load, short-circuit, and ground-loss detection |
| Non-volatile configuration storage | Allows field-programmable power-on behavior, limp-home patterns, and wake-up thresholds without external EEPROM |
| ASIL-B–oriented safety architecture | Includes watchdog with window mode, cyclic wake-up, overtemperature warning, and fail-safe LIMP activation |
Applications
| Body Control Module (BCM) | Gateway ECU |
|---|---|
|
Use Scenario: Centralized power and communication management for door modules, lighting, and HVAC actuators. IC Role / Device Role / Timing Role: Primary SBC providing regulated 5 V for MCU, dual LIN for peripheral clusters, and HS-CAN for vehicle backbone connectivity. Use Value: Eliminates discrete regulators, transceivers, and watchdog ICs; reduces board space by >30 % versus discrete solutions. |
Use Scenario: Aggregating and routing messages between CAN FD domains (ADAS, infotainment) and legacy CAN/LIN subsystems. IC Role / Device Role / Timing Role: Gateway SBC with CAN FD-passive sleep capability, enabling low-power bridging without disrupting CAN FD traffic. Use Value: Enables seamless integration of new CAN FD ECUs into existing architectures while maintaining <10 µA Sleep current. |
| Engine Control Unit (ECU) | ADAS Domain Controller |
|
Use Scenario: Powering engine management MCU and supporting sensor excitation, actuator drive, and diagnostics under wide battery voltage swings. IC Role / Device Role / Timing Role: Robust SBC delivering stable 5 V supply during cranking (down to 6 V) and cold-crank dips (2 V boost for RAM retention). Use Value: Prevents MCU data loss during start-stop cycles; eliminates need for external backup capacitors or supercaps. |
Use Scenario: Supplying and supervising vision/radar processing units in safety-critical ADAS systems requiring fail-safe behavior. IC Role / Device Role / Timing Role: Safety-monitoring SBC with configurable limp-home outputs, overtemperature shutdown, and SPI-accessible diagnostics. Use Value: Supports ASIL-B decomposition by handling power sequencing, watchdog supervision, and fault signaling independently of main processor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1132HW/5V0 | Higher-current boost SMPS (supports full MCU operation down to 2 V); no CAN FD-passive feature | Suitable for ECUs requiring full MCU runtime during deep battery dips; not optimized for CAN FD partial networking | Select when continuous MCU execution-not just memory retention-is required below 6 V battery. |
| TLE9471-2ES | Single LIN channel; integrated 3.3 V/200 mA LDO; no boost SMPS; supports CAN FD but lacks CAN FD-passive sleep | Targeted at cost-sensitive, lower-complexity ECUs with minimal I/O and no memory-retention requirement | Choose for simpler gateways or body nodes where dual LIN and boost functionality are unnecessary. |
Compared with UJA1136AHW/5/0Y, UJA1132HW/5V0 provides higher boost current for full MCU operation but lacks CAN FD-passive sleep, while TLE9471-2ES reduces integration level and eliminates boost capability-making UJA1136AHW/5/0Y optimal for CAN FD–enabled gateways needing memory retention and dual LIN without full MCU boost.
Availability
UJA1136AHW/5/0Y is available at Aetrix Electronics and suitable for automotive body control modules, gateway ECUs, engine control units, and ADAS domain controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for UJA1136AHW/5/0Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, with deep expertise in secure connectivity, power management, and embedded processing.
The UJA113x series was designed specifically for next-generation automotive ECUs requiring integrated power regulation, CAN/LIN communication, fail-safe supervision, and partial networking-targeting ASIL-B–compliant body, gateway, and domain controller systems.
FAQ
What is the primary function of the boost mode in UJA1136AHW/5/0Y?
The boost mode in UJA1136AHW/5/0Y is limited-current and intended solely to maintain volatile memory (e.g., MCU RAM) during battery dips down to 2 V-it does not power the MCU core. This design prevents data loss during cranking or cold-start events without requiring external backup components. The UJA1136AHW/5/0Y uses its integrated SMPS with a single external coil to achieve this, distinguishing it from variants like UJA1132HW/5V0 that support full MCU operation in boost.
Does UJA1136AHW/5/0Y support CAN FD active communication?
Yes, UJA1136AHW/5/0Y supports CAN FD active communication up to 2 Mbit/s in the data field, compliant with ISO 11898-2:201x and ISO 11898-6:2013. Its CAN transceiver implements loop delay symmetry parameters required for reliable fast-phase operation. However, it does not support CAN FD arbitration phase at >1 Mbit/s-only the data field benefits from the higher rate.
How many LIN transceivers does UJA1136AHW/5/0Y integrate?
UJA1136AHW/5/0Y integrates two fully independent LIN 2.x transceivers compliant with SAE J2602 and downward-compatible with LIN 1.3. Each includes integrated slave termination, optimized EMC curve shaping, and separate LIN1/LIN2 bus pins-enabling simultaneous communication with multiple LIN clusters without external components.
What is the role of the LIMP pin in UJA1136AHW/5/0Y?
The LIMP pin in UJA1136AHW/5/0Y is a fail-safe output activated during Overload mode or serious system faults. It can be configured via non-volatile memory to drive static HIGH, 100 Hz/10 % duty cycle, or 1.25 Hz/50 % duty cycle signals-enabling hardware-level "limp home" responses such as activating hazard lights or disabling high-power actuators. The UJA1136AHW/5/0Y asserts LIMP LOW upon entering Overload mode unless reconfigured.
Is UJA1136AHW/5/0Y compatible with the HTQFP48 footprint of other UJA113x variants?
Yes, UJA1136AHW/5/0Y shares the identical HTQFP48 package (SOT1181-2) and pinout with all UJA113x family members-including UJA1131HW/5V0, UJA1132HW/3V3, and UJA1135HW/5V0. Pin assignments, thermal pad connection (GND), and mechanical dimensions are fully consistent, enabling drop-in replacement within the same voltage and feature subset (e.g., 5 V V1, dual LIN, no FD-passive).
UJA1136AHW/5/0Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
UJA1136AHW/5/0Y FAQ
1.How can I place an order for UJA1136AHW/5/0Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1136AHW/5/0Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1136AHW/5/0Y reliable?
The price and inventory of UJA1136AHW/5/0Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1136AHW/5/0Y is usually 5 days.
3.What payment methods are accepted for UJA1136AHW/5/0Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1136AHW/5/0Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1136AHW/5/0Y?
UJA1136AHW/5/0Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1136AHW/5/0Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1136AHW/5/0Y?
For technical support, including UJA1136AHW/5/0Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1136AHW/5/0Y requirements.
6.How does Aetrix verify that UJA1136AHW/5/0Y is sourced from the original manufacturer or authorized distributors?
All UJA1136AHW/5/0Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1136AHW/5/0Y meets industry standards.
7.What is the process for return or replacement of UJA1136AHW/5/0Y?
All UJA1136AHW/5/0Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1136AHW/5/0Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1136AHW/5/0Y part is unused and in its original packaging.
Return procedure for UJA1136AHW/5/0Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1136AHW/5/0Y Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
