My Inquiry
My Account
NXP Semiconductors UJA1169ATK/3Z
- Part No.:
- UJA1169ATK/3Z
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 20-VFDFN Exposed Pad
- Datasheet:
-
UJA1169ATK/3Z.pdf
- Description:
- IC MINI-CAN SYSTEM BASIS CHIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1169ATK/3Z from NXP Semiconductors is a mini high-speed CAN System Basis Chip (SBC) integrating an ISO 11898-2:2016 and SAE J2284-1–5 compliant HS-CAN transceiver supporting CAN FD up to 5 Mbit/s, a scalable 3.3 V / 250 mA microcontroller supply (V1), a dedicated 5 V / 100 mA CAN supply (V2), SPI interface, watchdog, and LIMP fault signaling - deployed in automotive body control modules and gateway ECUs requiring robust partial-networking wake-up and low-power Sleep mode.
For engineers reviewing the UJA1169ATK/3Z datasheet, UJA1169ATK/3Z pinout, UJA1169ATK/3Z application, or UJA1169ATK/3Z equivalent, key selection criteria include CAN FD passive support for mixed classic/CAN FD networks, thermal-managed V1 regulation with external PNP, autonomous bus biasing, selective wake-up frame detection at 50–1000 kbit/s, and non-volatile configuration of reset thresholds and limp-home behavior.
Technical Context
The UJA1169ATK/3Z implements a dual-regulator architecture: V1 delivers 3.3 V ±2 % at 250 mA for the host MCU (switched off in Sleep mode), while V2 supplies 5 V ±2 % at 100 mA exclusively for the internal CAN transceiver and on-board peripherals. Its CAN physical layer complies fully with ISO 11898-2:2016, enabling reliable fast-phase operation up to 5 Mbit/s with true floating bus pins when BAT is unpowered.
Power management includes three hierarchical states: Normal (full functionality), Standby (V1 active, transceiver offline, SPI enabled), and Sleep (V1 off, ultra-low quiescent current, wake-up via CAN/WAKE only). The integrated watchdog operates in Timeout or Autonomous mode with eight selectable periods (8 ms–4 s), and supports cyclic wake-up for remote flash programming - all configurable via 16-/24-/32-bit SPI and stored in non-volatile memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Data Rate | Up to 5 Mbit/s CAN FD active; supports selective wake-up at 50/100/125/250/500 kbit/s and 1 Mbit/s |
| V1 Output | 3.3 V ±2 %, 250 mA; switched off in Sleep mode; supports RAM retention down to 2 V battery (not applicable to 3.3 V variants) |
| V2 Output | 5 V ±2 %, 100 mA; powers internal CAN transceiver and on-board loads; user-controllable via SPI |
| ESD Protection | ±8 kV HBM on CANH/CANL; ±6 kV IEC TS 62228 on BAT, WAKE, V2, CANH/CANL |
| Bus Fault Tolerance | CANH/CANL short-circuit proof to ±58 V; BAT protected per ISO 7637-3 |
| Operating Modes | Normal, Standby, Sleep, Reset, Forced Normal, Overtemp, Off - with full wake-up source recognition and status reporting |
| LIMP Output | Open-drain, active-LOW signal triggered by watchdog failure, RSTN clamping, or overtemperature event |
Pinout & Package
UJA1169ATK/3Z is housed in a leadless HVSON20 package (3.5 mm × 5.5 mm × 0.85 mm) with exposed die pad for enhanced thermal dissipation and grounding. The package supports automated optical inspection (AOI) and meets RoHS/halogen-free requirements.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| GND (1,4,16,19) | Ground reference | Four dedicated ground terminals ensure low-impedance return paths for analog, digital, and power domains |
| TXD (2) | SPI data input | Serial Peripheral Interface input for register writes and command transmission |
| SDI (3) | SPI data input | Primary SPI serial data input; shares function with TXD in some configurations |
| V1 (5) | MCU supply output | 3.3 V regulated output for microcontroller; disabled in Sleep mode |
| VEXCC (6) | PNP collector sense | Current-sense node connected to collector of external PNP transistor for thermal scaling of V1 |
| RXD (7) | CAN receive output | Reflects bus data stream and asserts LOW upon wake-up detection (CAN or WAKE) |
| RSTN (8) | Bidirectional reset | Active-LOW reset input/output; configurable power-on reset length stored in NV memory |
| SDO (9) | SPI data output | Serial data output for register reads and status reporting |
| SCK (10) | SPI clock input | Master-generated clock synchronizing SPI communication |
| LIMP (11) | Fault signaling output | Open-drain output activated on watchdog timeout, overtemperature, or RSTN clamp |
| WAKE (12) | Local wake-up input | Dedicated pin for hardware-triggered exit from Standby/Sleep modes |
| V2 (13) | CAN supply output | 5 V regulator powering internal CAN transceiver and optional on-board circuitry |
| BAT (14) | Battery input | Main supply input (4.5–27 V); powers all internal blocks except V1/V2 regulators |
| VEXCTRL (15) | PNP base drive | Drives base of external PNP transistor to scale V1 thermal performance |
| CANL (17) | CAN bus low | Differential low-side CAN bus terminal; compliant with ISO 11898-2:2016 termination |
| CANH (18) | CAN bus high | Differential high-side CAN bus terminal; enables autonomous biasing during silence |
| SCSN (20) | SPI chip select | Active-LOW enable for SPI communication; required to initiate register access |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD Passive Partial Networking | Enables Sleep-mode operation on mixed CAN FD/classic CAN networks without bus errors - exclusive to /F variants like UJA1169ATK/3Z |
| Autonomous Bus Biasing | Maintains ISO 11898-2-compliant common-mode voltage (~2.5 V active, ~0 V silent) without external components |
| Thermally Scalable V1 Regulation | 3.3 V / 250 mA output with external PNP transistor support for adjustable thermal derating and layout flexibility |
| Configurable Non-Volatile Memory | Stores power-on reset length, undervoltage thresholds, limp activation logic, and partial networking settings across power cycles |
| Dedicated LIMP Fault Pin | Hardware-level open-drain signal for immediate system-level fault escalation - independent of SPI or MCU activity |
| ISO 7637-3 Transient Protection | Integrated clamping and filtering on BAT and CAN pins eliminates need for external TVS diodes in automotive environments |
Applications
| Body Control Module (BCM) | Gateway ECU |
|---|---|
Use Scenario: Centralized control of door locks, lighting, window lifts, and HVAC in 12 V automotive platforms. IC Role / Device Role / Timing Role: UJA1169ATK/3Z serves as the primary CAN interface and power manager - supplying the BCM MCU, isolating CAN traffic, and enabling selective wake-up from Sleep mode during key-fob or LIN-triggered events. Use Value: Reduces system standby current to < 30 µA while maintaining CAN bus monitoring; eliminates external regulators and discrete protection components. | Use Scenario: Aggregation and routing of messages between powertrain, chassis, and infotainment CAN FD networks. IC Role / Device Role / Timing Role: UJA1169ATK/3Z provides isolated, high-integrity CAN FD transceivers with partial networking support - allowing gateway sub-nodes to remain asleep during unrelated CAN FD traffic. Use Value: Prevents spurious wake-ups from CAN FD frames, extending sleep duration and lowering overall ECU power consumption by >40 % vs. legacy SBCs. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Electric Power Steering (EPS) ECU |
Use Scenario: Consolidation of radar, camera, and ultrasonic sensor data onto a single CAN FD backbone with fail-safe diagnostics. IC Role / Device Role / Timing Role: UJA1169ATK/3Z acts as the sensor-side CAN FD node with integrated watchdog and LIMP signaling - ensuring deterministic response to sensor faults or communication loss. Use Value: Enables ASIL-B compliant diagnostics via hardware-triggered LIMP assertion and non-volatile fault logging - reducing software safety verification burden. | Use Scenario: Real-time torque assist control with strict functional safety requirements and low-latency CAN communication. IC Role / Device Role / Timing Role: UJA1169ATK/3Z delivers tightly regulated 3.3 V power to the EPS MCU, monitors thermal margin via external PNP, and signals critical failures via LIMP to the vehicle stability controller. Use Value: Guarantees MCU supply integrity down to 2 V battery (via V1 current-source behavior during brownout), meeting ISO 26262 voltage monitoring requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CAN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1169ATK/F/3 | Identical pinout and electrical specs; adds ISO 11898-2:2016 partial networking with CAN FD passive support | Required where selective wake-up frame detection and CAN FD traffic filtering in Sleep mode are mandatory | Select UJA1169ATK/F/3 if network-level partial networking compliance is needed; UJA1169ATK/3Z lacks /F suffix and does not support CAN FD passive |
| TJA1145TK/3 | 3.3 V V1 supply, 5 Mbit/s CAN FD, but no V2 regulator; uses different SPI register map and lacks non-volatile configuration storage | Suitable for cost-sensitive designs omitting secondary CAN supply; requires MCU-side configuration persistence | Choose TJA1145TK/3 only when V2 is unnecessary and firmware can manage runtime configuration - UJA1169ATK/3Z offers superior integration and configurability |
Compared with UJA1169ATK/F/3, the UJA1169ATK/3Z lacks CAN FD passive wake-up capability but retains identical power architecture and diagnostic features; versus TJA1145TK/3, it provides integrated V2 regulation and factory-programmable non-volatile settings - reducing BOM count and boot-time initialization complexity.
Availability
UJA1169ATK/3Z is available at Aetrix Electronics and suitable for automotive body control modules, gateway ECUs, ADAS sensor hubs, and electric power steering systems requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 qualified sourcing.
Supply support for UJA1169ATK/3Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and functional safety architectures.
The UJA1169A product line was designed specifically for next-generation automotive electronic control units requiring integrated CAN FD transceivers, scalable MCU power, and robust partial-networking wake-up - targeting ASIL-B compatible systems with minimal external component count.
FAQ
What is the CAN FD data rate supported by the UJA1169ATK/3Z?
The UJA1169ATK/3Z supports CAN FD active communication up to 5 Mbit/s in the data field, compliant with ISO 11898-2:2016. It also enables selective wake-up frame detection at bit rates of 50 kbit/s, 100 kbit/s, 125 kbit/s, 250 kbit/s, 500 kbit/s, and 1 Mbit/s - but does not implement CAN FD passive functionality, as it lacks the /F suffix.
Does the UJA1169ATK/3Z include a dedicated CAN transceiver supply?
Yes, the UJA1169ATK/3Z integrates a dedicated 5 V / 100 mA regulator (V2) that powers the internal CAN transceiver and can supply additional on-board hardware. This V2 output is user-controllable via SPI and remains active in Standby mode - unlike V1, which is switched off in Sleep mode.
What is the purpose of the LIMP pin on the UJA1169ATK/3Z?
The LIMP pin on the UJA1169ATK/3Z is an open-drain, active-LOW fault signaling output triggered by watchdog timeout, RSTN clamping, or overtemperature events. It provides hardware-level escalation independent of SPI or MCU activity - enabling immediate system-level fail-safe response in safety-critical automotive applications.
Can the UJA1169ATK/3Z operate in Sleep mode with the microcontroller supply disabled?
Yes, the UJA1169ATK/3Z supports Sleep mode with V1 (3.3 V MCU supply) fully disabled, achieving ultra-low quiescent current. Wake-up is possible only via CAN bus activity (standard pattern) or the WAKE pin. Autonomous bus biasing remains active, and V2 continues powering the CAN transceiver - ensuring bus monitoring without MCU involvement.
How is non-volatile configuration handled in the UJA1169ATK/3Z?
The UJA1169ATK/3Z stores configuration parameters - including power-on reset length, undervoltage detection thresholds, limp activation logic, and partial networking settings - in on-chip non-volatile memory. These values persist across power cycles and are accessible via SPI, eliminating the need for external EEPROM or MCU-based configuration storage.
UJA1169ATK/3Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 20-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- System Basis Chip
- Interface:
- CAN, SPI
- Voltage - Supply:
- 3V ~ 28V
- Supplier Device Package:
- 20-HVSON (3.5x5.5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1169ATK/3Z FAQ
1.How can I place an order for UJA1169ATK/3Z through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1169ATK/3Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1169ATK/3Z reliable?
The price and inventory of UJA1169ATK/3Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1169ATK/3Z is usually 5 days.
3.What payment methods are accepted for UJA1169ATK/3Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1169ATK/3Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1169ATK/3Z?
UJA1169ATK/3Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1169ATK/3Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1169ATK/3Z?
For technical support, including UJA1169ATK/3Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1169ATK/3Z requirements.
6.How does Aetrix verify that UJA1169ATK/3Z is sourced from the original manufacturer or authorized distributors?
All UJA1169ATK/3Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1169ATK/3Z meets industry standards.
7.What is the process for return or replacement of UJA1169ATK/3Z?
All UJA1169ATK/3Z units undergo pre-shipment inspection (PSI). If there is an issue with UJA1169ATK/3Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1169ATK/3Z part is unused and in its original packaging.
Return procedure for UJA1169ATK/3Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1169ATK/3Z Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
