NXP Semiconductors UJA1169ATK/F/3
- Part No.:
- UJA1169ATK/F/3
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 20-VFDFN Exposed Pad
- Datasheet:
-
UJA1169ATK/F/3.pdf
- Description:
- IC SBC CAN HIGH SPEED 20HVSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,384
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1169ATK/F/3 from NXP Semiconductors is a mini high-speed CAN System Basis Chip (SBC) integrating an ISO 11898-2:201x/6:2013-compliant HS-CAN transceiver, a 3.3 V/250 mA scalable microcontroller supply (V1), a dedicated 5 V/100 mA CAN transceiver supply (V2), SPI interface, watchdog, and LIMP fault signaling. It supports CAN FD-passive partial networking and operates in ultra-low-current Sleep/Standby modes with bus and local wake-up for automotive body control modules.
For engineers reviewing the UJA1169ATK/F/3 datasheet, UJA1169ATK/F/3 pinout, UJA1169ATK/F/3 application, or UJA1169ATK/F/3 equivalent, this page delivers verified electrical parameters, validated pin functions, confirmed automotive-grade ESD/transient robustness, real-world partial networking behavior, and precise regulator accuracy and thermal management requirements.
Technical Context
The UJA1169ATK/F/3 implements a dual-regulator architecture: V1 delivers 3.3 V ±2 % at up to 250 mA for the host microcontroller, while V2 supplies 5 V ±2 % at up to 100 mA exclusively to the internal CAN transceiver. Its CAN transceiver supports active CAN FD communication up to 2 Mbit/s in the data field and maintains full ISO 11898-6:2013-compliant selective wake-up with CAN FD-passive filtering - enabling classic CAN nodes to remain asleep during CAN FD traffic without bus errors.
Power management is governed by an SPI-configurable state machine supporting Normal, Standby, Sleep, Reset, Forced Normal, Overtemp, and Off modes. The integrated watchdog offers Window, Timeout, and Autonomous modes with programmable periods (8 ms–4 s), independent clock source, and overtemperature warning/shutdown. All configuration settings-including V1 undervoltage threshold, RSTN timing, and Sleep mode enable-are stored in non-volatile memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Data Rate | Up to 2 Mbit/s in CAN FD fast phase; compliant with ISO 11898-2:201x and ISO 11898-6:2013 for partial networking |
| V1 Output Voltage | 3.3 V ±2 %; fixed undervoltage reset threshold at 90 % of nominal (2.97 V) per variant specification |
| V1 Output Current | 250 mA max; current-limited above threshold; supports microcontroller RAM retention down to 2 V battery input |
| V2 Output Voltage | 5 V ±2 %; supplies internal CAN transceiver only; user-controllable via SPI |
| Quiescent Current (Sleep) | < 20 µA typical; V1 disabled; autonomous bus biasing active; full wake-up capability retained |
| ESD Protection | ±6 kV IEC 61000-4-2 on BAT, WAKE, V2, and CAN pins; ±8 kV HBM on CANH/CANL |
| Thermal Package | HVSON20 (3.5 mm × 5.5 mm); exposed die pad for enhanced PCB thermal dissipation and grounding |
Pinout & Package
HVSON20 package (SOT1360-1), 3.5 mm × 5.5 mm × 0.85 mm, leadless thermally enhanced quad flat no-lead with exposed die pad connected to GND for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 4, 16, 19) | Ground reference | Four dedicated ground terminals; exposed die pad must be connected to PCB GND for thermal/electrical integrity |
| V1 (Pin 5) | Microcontroller supply output | 3.3 V regulated output; ±2 % accuracy; 250 mA capable; disabled in Sleep mode |
| V2 (Pin 13) | CAN transceiver supply | 5 V regulated output; ±2 % accuracy; 100 mA capable; SPI-controllable on/off |
| BAT (Pin 14) | Battery input | Input for 5 V–27 V automotive battery; protected against ISO 7637-3 transients and ±58 V CAN-bus shorts |
| CANH / CANL (Pins 18 / 17) | CAN physical layer interface | Differential HS-CAN bus terminals; floating when BAT = 0 V; autonomous biasing per ISO 11898-6 |
| RXD / TXD (Pins 7 / 2) | CAN logic interface | RXD reflects bus state and wake-up detection; TXD accepts controller transmit data; both CMOS-compatible |
| SPI Interface (Pins 3, 9, 10, 20) | Configuration & diagnostics | SDI/SDO/SCK/SCSN support 16-/24-/32-bit transfers; enables register read/write and fault reporting |
| LIMP (Pin 11) | Fault signaling output | Open-drain active-LOW signal triggered by watchdog failure, RSTN clamping, or overtemperature event |
| WAKE (Pin 12) | Local wake-up input | Active-LOW edge-sensitive input; initiates wake-up from Sleep/Standby with source recognition |
| RSTN (Pin 8) | Bidirectional reset | Active-LOW reset pin; configurable power-on reset length stored in non-volatile memory |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Enables Sleep-mode operation during CAN FD bus activity without generating errors-critical for mixed CAN/CAN FD networks |
| Scalable 3.3 V regulator (V1) | 250 mA output with external PNP thermal scaling; short-circuit proof to GND; retains microcontroller RAM down to 2 V battery |
| Dedicated 5 V CAN supply (V2) | 100 mA isolated rail for transceiver only; eliminates cross-coupling noise between MCU and CAN domains |
| Configurable watchdog | Three modes (Window/Timeout/Autonomous); 8 selectable periods (8 ms–4 s); microcontroller-independent clock source |
| Non-volatile configuration memory | Stores V1 undervoltage threshold, RSTN timing, Sleep enable, and limp-home activation thresholds-no external EEPROM required |
| Automotive-grade protection | ±6 kV IEC 61000-4-2 ESD on critical pins; CANH/CANL short-circuit proof to ±58 V; ISO 7637-3 transient immunity |
Applications
| Body Control Module (BCM) | Door Control Unit (DCU) |
|---|---|
Use Scenario: Centralized control of door locks, windows, mirrors, and interior lighting in 12 V automotive platforms. IC Role / Device Role / Timing Role: UJA1169ATK/F/3 serves as the primary SBC, providing regulated 3.3 V power to the MCU, isolated 5 V to the CAN transceiver, and robust wake-up via CAN or local WAKE pin. Use Value: Enables ultra-low-power Sleep mode (<20 µA) while maintaining full CAN bus monitoring and selective wake-up-extending battery life in parked vehicle scenarios. |
Use Scenario: Distributed smart door node managing window lift, anti-pinch, and keyless entry via CAN FD backbone. IC Role / Device Role / Timing Role: UJA1169ATK/F/3 acts as the system basis chip, delivering stable 3.3 V to the door MCU and 5 V to its CAN transceiver, with CAN FD-passive filtering to avoid spurious wake-ups during high-speed gateway traffic. Use Value: Guarantees reliable partial networking in mixed CAN/CAN FD systems-allowing DCUs to sleep during CAN FD frames while responding instantly to classic CAN wake-up patterns. |
| Roof Control Module (RCM) | Seat Control Unit (SCU) |
Use Scenario: Integrated sunroof, panoramic roof, and ambient lighting control with CAN connectivity and low quiescent current demands. IC Role / Device Role / Timing Role: UJA1169ATK/F/3 provides regulated 3.3 V power, SPI-based diagnostics, and LIMP output signaling for fail-safe roof position hold during overtemperature events. Use Value: Thermal shutdown and LIMP assertion prevent unsafe motor actuation; non-volatile configuration ensures consistent behavior across production units. |
Use Scenario: Motorized seat adjustment with position memory, heating, and lumbar support, communicating over CAN FD for high-bandwidth sensor data. IC Role / Device Role / Timing Role: UJA1169ATK/F/3 supplies 3.3 V to the seat MCU and 5 V to its CAN transceiver, while its watchdog monitors firmware execution and triggers LIMP on fault detection. Use Value: Window-mode watchdog prevents runaway code; configurable reset timing accommodates diverse MCU boot sequences without hardware redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CAN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1169TK/F/3 | Identical electrical specs, pinout, and feature set; differs only in ordering suffix (ATK vs TK) indicating tape-and-reel packaging variant | No functional difference; both support CAN FD-passive, V1=3.3 V, V2=5 V, HVSON20 | Select UJA1169TK/F/3 if standard reel packaging is required; UJA1169ATK/F/3 is functionally identical with alternate packaging marking |
| TJA1145A | Single 5 V regulator (no V2); no CAN FD-passive support; lower ESD rating (±4 kV IEC); different SPI register map and watchdog implementation | Targeted at cost-sensitive classic CAN nodes without partial networking or CAN FD coexistence needs | Choose TJA1145A only for legacy CAN-only designs where CAN FD-passive and dual-regulator isolation are unnecessary |
Compared with UJA1169TK/F/3, the UJA1169ATK/F/3 offers identical functionality with packaging differentiation, while TJA1145A lacks CAN FD-passive, dual-supply isolation, and automotive-grade ESD robustness-making it unsuitable for mixed-protocol or safety-critical body electronics.
Availability
UJA1169ATK/F/3 is available at Aetrix Electronics and suitable for automotive body control modules, door control units, roof control modules, and seat control units requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for UJA1169ATK/F/3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and automotive power management ICs.
The UJA1169ATK/F/3 belongs to NXP's mini high-speed CAN SBC product line, engineered specifically for low-power, fault-tolerant automotive body electronics requiring integrated regulation, partial networking, and robust diagnostics.
FAQ
What is the exact V1 output voltage and tolerance for UJA1169ATK/F/3?
The UJA1169ATK/F/3 delivers a nominal 3.3 V output on pin V1 with a guaranteed accuracy of ±2 % over temperature and load. Unlike 5 V variants, its V1 undervoltage reset threshold is fixed at 90 % of nominal (2.97 V) and cannot be reconfigured via non-volatile memory-this is a hard-coded characteristic of the /3 suffix variant.
Does UJA1169ATK/F/3 support CAN FD communication?
Yes, the UJA1169ATK/F/3 supports active CAN FD communication up to 2 Mbit/s in the data field and fully complies with ISO 11898-2:201x and ISO 11898-6:2013. Its CAN FD-passive feature allows the device to ignore CAN FD traffic while in Sleep or Standby mode-preventing false wake-ups and bus errors in mixed-protocol networks.
What is the purpose of the V2 pin on UJA1169ATK/F/3?
Pin V2 on the UJA1169ATK/F/3 provides a dedicated 5 V ±2 %, 100 mA regulated supply exclusively for the internal CAN transceiver. This isolation prevents noise coupling from the MCU supply (V1) into the CAN physical layer, improves EMC performance, and enables independent SPI-controlled on/off sequencing of the transceiver supply.
How does the LIMP output function on UJA1169ATK/F/3?
The LIMP pin on UJA1169ATK/F/3 is an open-drain active-LOW output that asserts during critical system faults-including watchdog timeout/failure, RSTN clamping, or overtemperature shutdown. Its activation threshold and behavior are configurable in non-volatile memory, allowing designers to tailor limp-home responses for specific safety requirements in automotive ECUs.
Is UJA1169ATK/F/3 pin-compatible with other UJA1169 variants?
Yes, all UJA1169 variants-including UJA1169ATK/F/3, UJA1169TK/F/3, and UJA1169TK/3-share identical HVSON20 (SOT1360-1) pinout and mechanical footprint. Differences lie solely in regulator output voltage (3.3 V vs 5 V), presence of V2/VEXT, and partial networking support (/F suffix), not in pin assignment or electrical compatibility.
What thermal management provisions does UJA1169ATK/F/3 include?
The UJA1169ATK/F/3 uses an HVSON20 package with an exposed die pad designed to be soldered directly to a large PCB copper area connected to GND. Its V1 regulator supports optional external PNP transistor thermal scaling, and overtemperature warning (Tth(warn)otp) and shutdown (Tth(act)otp) thresholds are factory-trimmed and stored in non-volatile memory for consistent thermal protection across units.
UJA1169ATK/F/3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 20-VFDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Applications:
- System Basis Chip
- Interface:
- CAN
- Voltage - Supply:
- 5V
- Supplier Device Package:
- 20-HVSON (3.5x5.5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1169ATK/F/3 FAQ
1.How can I place an order for UJA1169ATK/F/3 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1169ATK/F/3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1169ATK/F/3 reliable?
The price and inventory of UJA1169ATK/F/3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1169ATK/F/3 is usually 5 days.
3.What payment methods are accepted for UJA1169ATK/F/3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1169ATK/F/3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1169ATK/F/3?
UJA1169ATK/F/3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1169ATK/F/3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1169ATK/F/3?
For technical support, including UJA1169ATK/F/3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1169ATK/F/3 requirements.
6.How does Aetrix verify that UJA1169ATK/F/3 is sourced from the original manufacturer or authorized distributors?
All UJA1169ATK/F/3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1169ATK/F/3 meets industry standards.
7.What is the process for return or replacement of UJA1169ATK/F/3?
All UJA1169ATK/F/3 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1169ATK/F/3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1169ATK/F/3 part is unused and in its original packaging.
Return procedure for UJA1169ATK/F/3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1169ATK/F/3 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

