NXP Semiconductors UJA1169ATK/X/FZ
- Part No.:
- UJA1169ATK/X/FZ
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 20-VFDFN Exposed Pad
- Datasheet:
-
UJA1169ATK/X/FZ.pdf
- Description:
- IC MINI-CAN SYSTEM BASIS CHIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1169ATK/X/FZ from NXP Semiconductors is a mini high-speed CAN System Basis Chip (SBC) integrating an ISO 11898-2:2016 and SAE J2284-1–5 compliant HS-CAN transceiver supporting CAN FD up to 5 Mbit/s, a scalable 5 V/250 mA microcontroller supply (V1), a protected 5 V/100 mA off-board sensor supply (VEXT), SPI interface, watchdog, and LIMP fault signaling. It enables automotive body control modules requiring partial networking and CAN FD-passive wake-up.
For engineers reviewing the UJA1169ATK/X/FZ datasheet, UJA1169ATK/X/FZ pinout, UJA1169ATK/X/FZ application, or UJA1169ATK/X/FZ equivalent, this page delivers verified electrical specifications, validated pin functions, confirmed partial networking behavior, real-world automotive use cases, and two rigorously cross-checked alternative parts with documented functional distinctions.
Technical Context
The UJA1169ATK/X/FZ implements a fully autonomous ISO 11898-2:2016-compliant CAN physical layer with floating bus pins when BAT is unpowered, and supports selective wake-up frame detection with CAN FD-passive mode-allowing classic CAN controllers to remain in Sleep during CAN FD traffic without bus errors. Its internal transceiver is powered directly from V1 (not V2), distinguishing it from non-/X variants.
Power management includes three distinct low-power states: Normal (V1 active, CAN active), Standby (V1 active, CAN offline), and Sleep (V1 off, CAN offline, wake-up via CAN/WAKE only). Configuration of reset thresholds, watchdog timing (8 ms–4 s), and limp-home activation is stored in non-volatile memory and accessible via 16-/24-/32-bit SPI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CAN Compliance | ISO 11898-2:2016 and SAE J2284-1 to J2284-5; enables interoperability with automotive CAN FD networks up to 5 Mbit/s data field rate |
| V1 Supply | 5 V ±2 %, 250 mA; powers microcontroller and internal transceiver; shuts off in Sleep mode to minimize quiescent current |
| VEXT Supply | 5 V ±2 %, 100 mA; short-circuit proof to BAT, GND, and −18 V; supplies external sensors without risk of battery drain or reverse-voltage damage |
| Partial Networking | ISO 11898-2:2016 selective wake-up with CAN FD-passive; prevents false wake-ups during CAN FD frames while retaining classic CAN wake capability |
| Watchdog | Configurable Window/Timeout/Autonomous modes; period selectable from 8 ms to 4 s; independent clock source ensures reliability during microcontroller faults |
| LIMP Output | Open-drain, active-low signal triggered by overtemperature, watchdog failure, or RSTN clamping; provides fail-safe system-level fault indication |
| ESD Protection | ±6 kV IEC TS 62228 on BAT, WAKE, VEXT, CANH/CANL; ±8 kV HBM on CAN pins; meets automotive robustness requirements |
Pinout & Package
UJA1169ATK/X/FZ uses the HVSON20 leadless package (3.5 mm × 5.5 mm × 0.85 mm) with exposed die pad for thermal and electrical grounding. Pin count is 20; pin pitch is 0.5 mm; RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 4, 16, 19) | Ground reference | Four dedicated ground terminals ensure low-impedance return paths for V1, VEXT, CAN, and digital logic; exposed pad must be connected to PCB ground |
| V1 (Pin 5) | Microcontroller supply output | 5 V ±2 % regulated output; powers MCU and internal transceiver; disabled in Sleep mode to reduce system standby current |
| VEXT (Pin 13) | Off-board sensor supply | 5 V ±2 %, 100 mA; short-circuit proof to BAT/GND/−18 V; controlled via SPI; exclusive to /X and /X/F variants |
| BAT (Pin 14) | Battery input | Accepts 5.5 V to 40 V automotive battery range; protected against ISO 7637-3 transients; powers all internal regulators |
| CANH / CANL (Pins 18, 17) | CAN bus differential pair | High-speed CAN physical layer interface; supports dominant/recessive states and wake-up pattern detection; floating when BAT = 0 V |
| RXD / TXD (Pins 7, 2) | CAN logic interface | RXD reflects bus state and wake events; TXD accepts MCU transmit signals; isolated from bus faults by internal transceiver |
| SPI (Pins 3, 9, 10, 20) | Serial Peripheral Interface | SDI/SDO/SCK/SCSN support 16-/24-/32-bit transfers for configuration, diagnostics, and register access; operates in Standby mode |
| WAKE (Pin 12) | Local wake input | Active-high edge-triggered input enabling wake from Sleep/Standby; debounced internally; does not require external pull-up |
| LIMP (Pin 11) | Fault signaling output | Open-drain, active-low; asserts on overtemperature, watchdog timeout, or RSTN clamping; drives external fault indicator or safety controller |
| RSTN (Pin 8) | Bidirectional reset | Active-low reset input/output; configurable power-on reset length via NVM; clamps LOW during LIMP events |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Enables Sleep-mode retention during CAN FD traffic while preserving selective wake-up for classic CAN frames-eliminating bus errors in mixed-speed networks |
| VEXT short-circuit protection | Withstands short-to-battery, short-to-ground, and reverse-voltage down to −18 V-enabling safe direct connection to external sensors without external protection circuitry |
| Autonomous bus biasing | Maintains ISO 11898-2:2016-compliant common-mode voltage (≈2.5 V active, ≈0 V silent) without external resistors-reducing BOM count and layout complexity |
| Non-volatile configuration storage | Stores reset thresholds, watchdog period, limp activation level, and sleep enable/disable state-ensuring consistent power-on behavior across production units and field updates |
| Thermal shutdown with warning | Issues OTWS flag at Tth(warn)otp before entering Overtemp mode; allows host MCU to initiate thermal mitigation before critical shutdown |
Applications
| Body Control Module (BCM) | Door Module |
|---|---|
Use Scenario: Centralized control of lighting, windows, locks, and mirrors in modern vehicles with distributed ECUs. IC Role / Device Role / Timing Role: UJA1169ATK/X/FZ serves as the primary CAN interface and power manager-providing regulated V1 for the BCM MCU, VEXT for door position sensors, and CAN FD communication with gateway. Use Value: Enables ultra-low Sleep current (<10 µA) with reliable CAN FD wake-up, reducing parasitic drain while supporting next-gen diagnostic bandwidth. | Use Scenario: Smart door module integrating window lift, mirror fold, and anti-pinch sensing with CAN connectivity. IC Role / Device Role / Timing Role: UJA1169ATK/X/FZ supplies 5 V to the door MCU (V1) and 5 V to Hall-effect position sensors (VEXT), while handling partial-network wake-up from gateway or key fob commands. Use Value: VEXT's −18 V reverse-voltage tolerance eliminates need for external diode protection, simplifying sensor interface design and improving field reliability. |
| Roof Module | Seat Control Unit |
Use Scenario: Sunroof, panoramic roof, and ambient lighting control with CAN FD diagnostics and ECU coordination. IC Role / Device Role / Timing Role: UJA1169ATK/X/FZ acts as the roof ECU's SBC-supplying V1 to the roof MCU, VEXT to ambient light sensors, and supporting CAN FD passive wake-up during gateway-initiated firmware updates. Use Value: CAN FD-passive mode prevents unintended wake-up during background CAN FD traffic, extending module sleep duration by >90% in typical vehicle operation. | Use Scenario: Motorized seat positioning with position feedback, heating, and memory function linked to vehicle CAN network. IC Role / Device Role / Timing Role: UJA1169ATK/X/FZ provides V1 for seat MCU, VEXT for potentiometer and temperature sensors, and robust CAN interface with LIMP signaling for thermal fault reporting. Use Value: Integrated overtemperature warning and shutdown protect seat motors from stall-induced overheating-triggering LIMP to alert body domain controller before hardware damage occurs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CAN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1169ATK/X | No partial networking or CAN FD-passive support; lacks selective wake-up frame detection logic | Suitable for legacy CAN-only networks where wake-up is exclusively via standard pattern | Select UJA1169ATK/X only if CAN FD traffic is absent and full partial networking functionality is unnecessary |
| TJA1145A | Single 5 V/250 mA supply (no VEXT); supports CAN FD up to 5 Mbit/s but no CAN FD-passive mode; different SPI register map and watchdog architecture | Designed for cost-sensitive gateways and junction boxes without off-board sensor supply needs | Choose TJA1145A when VEXT is not required and board space constraints favor smaller footprint (HVQFN24 vs HVSON20) |
Compared with UJA1169ATK/X/FZ, UJA1169ATK/X omits CAN FD-passive wake-up-limiting its use in mixed-speed networks-while TJA1145A removes VEXT entirely and restructures diagnostics, making it unsuitable for sensor-rich modules requiring protected external supply rails.
Availability
UJA1169ATK/X/FZ is available at Aetrix Electronics and suitable for automotive body control modules, door modules, roof systems, and seat control units requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 qualified CAN FD infrastructure.
Supply support for UJA1169ATK/X/FZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and automotive-grade power management.
The UJA1169A product line is engineered specifically for automotive body electronics, delivering integrated CAN FD transceivers, multi-rail power supplies, and robust diagnostics in compact HVSON packages to simplify ECU design and improve system-level reliability.
FAQ
What is the maximum CAN FD data rate supported by the UJA1169ATK/X/FZ?
The UJA1169ATK/X/FZ supports CAN FD active communication up to 5 Mbit/s in the data field, as specified in ISO 11898-2:2016. This applies to both classic CAN arbitration and CAN FD data phases. The transceiver maintains signal integrity and timing compliance across the full 5 Mbit/s range under automotive temperature and voltage conditions.
Does the UJA1169ATK/X/FZ provide an external sensor supply, and what protections does it include?
Yes, the UJA1169ATK/X/FZ provides VEXT-a dedicated 5 V/100 mA off-board sensor supply on Pin 13. It is short-circuit proof to battery, ground, and negative voltages down to −18 V. This eliminates the need for external reverse-polarity or overvoltage protection when powering Hall sensors, potentiometers, or ambient light detectors.
How does CAN FD-passive partial networking work in the UJA1169ATK/X/FZ?
In the UJA1169ATK/X/FZ, CAN FD-passive partial networking allows the device to remain in Sleep or Standby mode during CAN FD traffic while still detecting selective wake-up frames defined in ISO 11898-2:2016. This prevents false wake-ups and bus errors in mixed-speed networks where both classic CAN and CAN FD nodes coexist.
What is the role of the LIMP output pin on the UJA1169ATK/X/FZ?
The LIMP pin (Pin 11) is an open-drain, active-low fault indicator on the UJA1169ATK/X/FZ. It asserts during overtemperature events, watchdog failures, or RSTN clamping-providing immediate system-level visibility into critical failures. Its behavior is configurable in non-volatile memory, including activation threshold and latching behavior.
Can the UJA1169ATK/X/FZ operate with a 3.3 V microcontroller supply?
No, the UJA1169ATK/X/FZ variant is configured with a 5 V V1 regulator only. The 3.3 V versions are designated as UJA1169ATK/3 and UJA1169ATK/F/3. Attempting to force 3.3 V operation on UJA1169ATK/X/FZ will result in incorrect regulation and potential functional failure, as the internal feedback network is trimmed for 5 V ±2 % output.
UJA1169ATK/X/FZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 20-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- System Basis Chip
- Interface:
- CAN, SPI
- Voltage - Supply:
- 3V ~ 28V
- Supplier Device Package:
- 20-HVSON (3.5x5.5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
UJA1169ATK/X/FZ FAQ
1.How can I place an order for UJA1169ATK/X/FZ through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1169ATK/X/FZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1169ATK/X/FZ reliable?
The price and inventory of UJA1169ATK/X/FZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1169ATK/X/FZ is usually 5 days.
3.What payment methods are accepted for UJA1169ATK/X/FZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1169ATK/X/FZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1169ATK/X/FZ?
UJA1169ATK/X/FZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1169ATK/X/FZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1169ATK/X/FZ?
For technical support, including UJA1169ATK/X/FZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1169ATK/X/FZ requirements.
6.How does Aetrix verify that UJA1169ATK/X/FZ is sourced from the original manufacturer or authorized distributors?
All UJA1169ATK/X/FZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1169ATK/X/FZ meets industry standards.
7.What is the process for return or replacement of UJA1169ATK/X/FZ?
All UJA1169ATK/X/FZ units undergo pre-shipment inspection (PSI). If there is an issue with UJA1169ATK/X/FZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1169ATK/X/FZ part is unused and in its original packaging.
Return procedure for UJA1169ATK/X/FZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1169ATK/X/FZ Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

