Renesas UPD70F3089YGJ-UEN-AX
- Part No.:
- UPD70F3089YGJ-UEN-AX
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
UPD70F3089YGJ-UEN-AX.pdf
- Description:
- 32-BIT, FLASH, V850 CPU
- Quantity:
- Payment:

- Shipping:

Inventory:2,754
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UPD70F3089YGJ-UEN-AX from Renesas Electronics is a 32-bit V850/SC3 single-chip microcontroller featuring integrated Flash memory, FCAN controller, 16-bit timer/PPG, UARTs (up to 4), I²C, 3-wire serial I/O, and 10-bit ADC with 16 channels. It operates at up to 33 MHz with 1.8–5.5 V supply and targets real-time embedded control in industrial and automotive subsystems.
For engineers reviewing the UPD70F3089YGJ-UEN-AX datasheet, UPD70F3089YGJ-UEN-AX pinout, UPD70F3089YGJ-UEN-AX application, or UPD70F3089YGJ-UEN-AX equivalent, key selection criteria include FCAN compliance (ISO 11898-1), on-chip Flash programming capability via FA-144GJ-UEN adapter, V850/SC3 instruction set compatibility, and 100-pin LQFP package thermal and routing constraints.
Technical Context
The UPD70F3089YGJ-UEN-AX implements the V850/SC3 CPU core with 32-bit RISC architecture, supporting 16/32-bit instructions and pipeline execution. It integrates a fully compliant FCAN controller with 32 message buffers, time-stamp function, and programmable bit timing for nominal rates up to 1 Mbps.
Peripheral subsystems include four asynchronous serial interfaces (UART0–UART3), dual I²C controllers (IIC0/IIC1), 16-channel 10-bit successive-approximation ADC, and programmable pulse-width modulation via PPG units. System clocking supports main crystal (1–20 MHz), sub-clock (32.768 kHz), and internal RC oscillators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | V850/SC3 32-bit RISC core with 16/32-bit instruction set and 3-stage pipeline |
| Max Operating Frequency | 33 MHz - enables deterministic real-time response for CAN-based control loops |
| Flash Memory | 512 KB on-chip Flash - supports in-system programming and secure boot via FA-144GJ-UEN adapter |
| FCAN Controller | ISO 11898-1 compliant with 32 message buffers, time stamp, and error confinement |
| ADC | 10-bit SAR ADC with 16 input channels and scan mode - suitable for sensor signal acquisition in motor control |
| Supply Voltage | 1.8 V to 5.5 V - allows direct interface with legacy 5 V logic and low-power 1.8 V peripherals |
| Package | 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) - compatible with standard SMT reflow profiles |
Pinout & Package
UPD70F3089YGJ-UEN-AX is housed in a 100-pin LQFP package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per User's Manual U15109EJ3V0UD, including dedicated CANH/CANL differential pins, multiple I/O ports (P0–P12), and separate power domains for I/O (VDDI/O) and core (VDD).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 | Port P0–P12, CANH/CANL, XIN/XOUT, RESET, VDD/VSS, AVDD/AVSS, etc. | Full pin mapping defined in Chapter 2 of U15109EJ3V0UD; includes 82 general-purpose I/O pins, dedicated CAN transceiver interface, and separate analog/digital power rails |
Key Features
| Feature | Design Value |
|---|---|
| FCAN Controller | Full ISO 11898-1 compliance with 32 configurable message buffers, automatic retransmission, and bus-off recovery |
| On-chip Flash Programming | Supports in-circuit flash erase/write via FA-144GJ-UEN adapter - eliminates need for external programmers in production |
| Multi-voltage I/O | I/O pins tolerate 5.5 V while core runs at 1.8 V - simplifies level-shifting in mixed-voltage systems |
| Dual I²C Controllers | IIC0 and IIC1 support master/slave modes with clock stretching and 7-/10-bit addressing - enables concurrent sensor and EEPROM communication |
| Power Management | Halt, Idle, and Software STOP modes with wake-up via CAN, UART, or external interrupt - reduces active current to <10 µA in STOP mode |
Applications
| Industrial Motor Control | Automotive Body Control Module |
|---|---|
Use Scenario: Closed-loop speed and position control of BLDC motors using PWM-driven gate drivers and current sensing. IC Role / Device Role / Timing Role: Central controller executing FOC algorithms, managing CAN diagnostics, and sampling ADC feedback at ≤100 kSPS. Use Value: Integrated 16-bit PPG timers enable precise 3-phase PWM generation; FCAN ensures robust communication with ECU and gateway modules. | Use Scenario: Centralized management of door locks, window lifts, lighting, and HVAC actuators in passenger vehicles. IC Role / Device Role / Timing Role: Real-time coordinator receiving LIN/CAN commands, driving discrete loads, and monitoring switch inputs with debouncing. Use Value: 82 GPIOs support direct drive of relays and LEDs; FCAN handles Class A/B messaging; 10-bit ADC reads potentiometer and thermistor feedback. |
| Factory Automation I/O Terminal | Energy Meter Communication Hub |
Use Scenario: DIN-rail mounted remote I/O node collecting digital inputs, analog sensor data, and controlling solenoids/valves over fieldbus. IC Role / Device Role / Timing Role: Fieldbus gateway with protocol translation between Modbus RTU (UART) and CANopen (FCAN), plus local event-triggered logging. Use Value: Four UARTs allow simultaneous RS-485 master/slave operation; 512 KB Flash stores firmware and configuration tables; 16-channel ADC acquires temperature, pressure, and current signals. | Use Scenario: Smart meter concentrator aggregating consumption data from multiple meters via M-Bus or optical interface and forwarding via CAN or RF to utility head-end. IC Role / Device Role / Timing Role: Secure data aggregator with time-stamped FCAN message buffering, AES-128 encryption offload (via software library), and watchdog-monitored UART/M-Bus physical layer. Use Value: FCAN time-stamp function enables synchronized timestamping across distributed meters; 1.8–5.5 V operation accommodates wide-range auxiliary power supplies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP | RL78/G14-based, 32 MHz max, 256 KB Flash, no FCAN - uses CAN FD-capable RA-CAN module | Lacks native ISO 11898-1 FCAN; requires external transceiver and driver layer abstraction | Select when migrating to Renesas' newer RL78 platform with CAN FD readiness and lower power |
| MB9BF516RPMC | Fujitsu FM3-based, 100 MHz ARM Cortex-M3, 512 KB Flash, integrated CAN 2.0B controller | Higher performance ARM core but lacks V850 toolchain continuity and FCAN-specific registers | Select for new designs requiring ARM ecosystem compatibility and higher throughput, accepting toolchain migration effort |
Compared with UPD70F3089YGJ-UEN-AX, R5F566TEADFP offers lower active power and modern peripheral sets but requires CAN protocol stack adaptation, while MB9BF516RPMC delivers superior compute bandwidth and memory bandwidth at the cost of abandoning V850 binary compatibility and FCAN hardware acceleration features.
Availability
UPD70F3089YGJ-UEN-AX is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, factory automation I/O terminals, and energy meter communication hubs requiring stable component supply and long-term lifecycle support.
Supply support for UPD70F3089YGJ-UEN-AX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The UPD70F3089YGJ-UEN-AX belongs to the V850/SC3 microcontroller family, designed specifically for deterministic real-time control in CAN-based automotive and industrial networks where functional safety and legacy toolchain compatibility are critical.
FAQ
What is the maximum operating frequency of the UPD70F3089YGJ-UEN-AX?
The UPD70F3089YGJ-UEN-AX operates at a maximum frequency of 33 MHz when driven by its main clock oscillator (1–20 MHz crystal). This frequency enables sub-microsecond interrupt latency and supports real-time CAN message processing at 1 Mbps nominal bit rate. The V850/SC3 core achieves one instruction per cycle for most operations, making the UPD70F3089YGJ-UEN-AX suitable for time-critical control tasks in automotive and industrial environments.
Does the UPD70F3089YGJ-UEN-AX include on-chip Flash memory, and how is it programmed?
Yes, the UPD70F3089YGJ-UEN-AX integrates 512 KB of on-chip Flash memory. Programming is performed in-system using the FA-144GJ-UEN flash programming adapter, as documented in Chapter 17 of User's Manual U15109EJ3V0UD. The device supports sector erase, byte/word write, and verification without requiring external high-voltage programming signals - enabling field firmware updates and production-line programming without socketing.
What CAN protocol versions does the UPD70F3089YGJ-UEN-AX support?
The UPD70F3089YGJ-UEN-AX implements a fully compliant FCAN controller conforming to ISO 11898-1 (CAN 2.0B Active) for classical CAN frames only. It does not support CAN FD or higher-layer protocols like CANopen or DeviceNet natively - those require software stack implementation. The FCAN module provides 32 message buffers, programmable bit timing, automatic retransmission, and bus-off recovery, meeting requirements for ASAM MCD-2 MC and AUTOSAR Classic-compliant applications.
What is the ADC resolution and channel count of the UPD70F3089YGJ-UEN-AX?
The UPD70F3089YGJ-UEN-AX features a 10-bit successive-approximation ADC with 16 analog input channels. Conversion time is 1.2 µs per sample at maximum clock rate, and the ADC supports scan mode for sequential conversion across multiple channels. Input voltage range is 0 V to AVDD, with AVDD separately powered to minimize noise coupling - making the UPD70F3089YGJ-UEN-AX suitable for precision sensor interfacing in motor control and environmental monitoring applications.
Is the UPD70F3089YGJ-UEN-AX qualified for automotive applications?
The UPD70F3089YGJ-UEN-AX is classified as a "Standard" quality grade device per Renesas documentation, intended for computers, office equipment, communications gear, and industrial robots - not for automotive safety-critical systems. While it includes FCAN and operates across extended temperature ranges, it lacks AEC-Q100 qualification and functional safety certification (e.g., ISO 26262 ASIL-B). For automotive use, Renesas recommends qualified derivatives such as the R7F701024 or RH850/F1L series instead of the UPD70F3089YGJ-UEN-AX.
UPD70F3089YGJ-UEN-AX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- -
- Series:
- *
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
UPD70F3089YGJ-UEN-AX FAQ
1.How can I place an order for UPD70F3089YGJ-UEN-AX through Aetrix?
Please submit a Request for Quotation (RFQ) for UPD70F3089YGJ-UEN-AX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UPD70F3089YGJ-UEN-AX reliable?
The price and inventory of UPD70F3089YGJ-UEN-AX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UPD70F3089YGJ-UEN-AX is usually 5 days.
3.What payment methods are accepted for UPD70F3089YGJ-UEN-AX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UPD70F3089YGJ-UEN-AX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UPD70F3089YGJ-UEN-AX?
UPD70F3089YGJ-UEN-AX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UPD70F3089YGJ-UEN-AX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UPD70F3089YGJ-UEN-AX?
For technical support, including UPD70F3089YGJ-UEN-AX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UPD70F3089YGJ-UEN-AX requirements.
6.How does Aetrix verify that UPD70F3089YGJ-UEN-AX is sourced from the original manufacturer or authorized distributors?
All UPD70F3089YGJ-UEN-AX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UPD70F3089YGJ-UEN-AX meets industry standards.
7.What is the process for return or replacement of UPD70F3089YGJ-UEN-AX?
All UPD70F3089YGJ-UEN-AX units undergo pre-shipment inspection (PSI). If there is an issue with UPD70F3089YGJ-UEN-AX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UPD70F3089YGJ-UEN-AX part is unused and in its original packaging.
Return procedure for UPD70F3089YGJ-UEN-AX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UPD70F3089YGJ-UEN-AX Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

