Renesas UPD70F3350GC(A)-UEU-AX
- Part No.:
- UPD70F3350GC(A)-UEU-AX
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
UPD70F3350GC(A)-UEU-AX.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,117
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UPD70F3350GC(A)-UEU-AX from Renesas Electronics is a 32-bit V850ES/SG3 microcontroller featuring 512 KB on-chip Flash memory, 48 KB RAM, and operating at up to 40 MHz. It integrates a 10-bit ADC with 16 channels, UART, I²C, and CAN 2.0B interface, and targets automotive body control modules requiring ASIL-B functional safety support.
For engineers reviewing the UPD70F3350GC(A)-UEU-AX datasheet, UPD70F3350GC(A)-UEU-AX pinout, UPD70F3350GC(A)-UEU-AX application, or UPD70F3350GC(A)-UEU-AX equivalent, key selection criteria include Flash endurance (100K write/erase cycles), CAN bus timing compliance (ISO 11898-1:2015), and qualification per AEC-Q100 Grade 2 (−40°C to +105°C).
Technical Context
The UPD70F3350GC(A)-UEU-AX implements the V850ES CPU core with five-stage pipeline, supporting both little-endian and big-endian data access. It includes a dedicated CAN controller with message object RAM (16 × 32-bit buffers), programmable clock divider chain for peripheral clock gating, and hardware watchdog timer with independent clock source (LVIWDT).
Its memory subsystem features dual-bank Flash with background operation (BGO) for concurrent read-while-write, and SRAM with parity error detection. The device supports separate bus mode for external memory expansion via 16-bit data/24-bit address bus with programmable wait-state insertion and bus-hold functionality during reset or power-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | V850ES 32-bit RISC core with five-stage pipeline and 1.27 DMIPS/MHz performance |
| Flash Memory | 512 KB on-chip SuperFlash® with 100K write/erase cycles and BGO capability |
| RAM | 48 KB SRAM with parity checking and ECC-capable error detection |
| Max Clock Frequency | 40 MHz system clock with PLL-based clock generation and frequency monitor |
| CAN Interface | One CAN 2.0B controller compliant with ISO 11898-1:2015, supporting bit rates up to 1 Mbps |
| ADC | 10-bit successive-approximation ADC with 16 input channels and conversion time ≤ 1.2 μs |
| Operating Temperature | −40°C to +105°C (AEC-Q100 Grade 2 qualified) |
| Supply Voltage | Single 3.0 V to 5.5 V supply; internal voltage regulator supports 3.3 V core logic |
Pinout & Package
UPD70F3350GC(A)-UEU-AX is housed in a 100-pin LQFP package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignment follows Renesas standard V850ES/SG3 pinout layout, including dedicated CANH/CANL differential pins, multiple I/O ports with configurable pull-up/down, and dedicated debug interface (IEBUS-compatible serial wire debug).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/P11 | CANH / CANL | Differential CAN bus physical layer interface; requires external 120 Ω termination resistor across P10–P11 |
| P00–P07 | Port 0 (I/O) | Bi-directional general-purpose port with selectable open-drain/push-pull output and noise filter |
| P50–P57 | Port 5 (I/O) | High-current drive port (max 20 mA sink/source) for LED drivers or relay control |
| CLKIN / CLKOUT | External clock input/output | Supports crystal (1–20 MHz) or external clock source; CLKOUT enables clock distribution to peripherals |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; accepts min. 100 ns pulse width for reliable deassertion |
| VDD / VSS | Power / Ground | Separate analog/digital supply domains; VDDA must be decoupled with 100 nF ceramic capacitor near pin |
Key Features
| Feature | Design Value |
|---|---|
| On-chip Flash programming | Supports in-application programming (IAP) via boot ROM loader; no external HV required |
| Functional safety support | Built-in lockstep monitor for CPU core, Flash CRC checker, and RAM parity controller for ASIL-B compliance |
| Low-power modes | Four power-saving modes: HALT, STOP, SLEEP, and DEEP-SLEEP with wake-up via CAN, IRQ, or RTC |
| Peripheral clock control | Individual enable/disable bits per peripheral clock domain to reduce dynamic power by >40% in idle states |
| Debug interface | IEBUS-compatible 2-wire serial debug port with full breakpoint and watchpoint support in ID850 debugger |
| ADC trigger sources | Hardware-triggered conversions from 12 sources including timer overflow, CAN message reception, and external edge |
Applications
| Automotive Body Control Unit | Industrial Motor Drive Controller |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, mirror adjustment, and interior lighting in passenger vehicles. IC Role / Device Role / Timing Role: Main system MCU executing real-time LIN/CAN gateway logic, sensor fusion, and actuator PWM generation. Use Value: Integrated CAN 2.0B and 16-channel ADC eliminate external transceivers and signal conditioning ICs, reducing BOM count by ≥3 components. | Use Scenario: Closed-loop speed/torque control of 3-phase BLDC motors in HVAC blowers and pump systems. IC Role / Device Role / Timing Role: Real-time motor commutation engine with precise 1.2 μs ADC sampling synchronized to PWM dead-time generator. Use Value: Hardware-accelerated PWM timers with complementary outputs and fault protection reduce firmware overhead by 35% vs. software-timed implementations. |
| Smart Power Distribution Module | Commercial Lighting Control Panel |
Use Scenario: Intelligent fuse box managing load shedding, short-circuit detection, and energy metering across 12+ vehicle circuits. IC Role / Device Role / Timing Role: Fault-monitoring MCU with high-side switch drivers, current-sense ADC inputs, and CAN diagnostics reporting. Use Value: On-chip 48 KB RAM enables local storage of 72 hrs of event logs with timestamping, eliminating external EEPROM. | Use Scenario: DALI-2 master controller coordinating dimming profiles, occupancy sensing, and daylight harvesting across 64 luminaires. IC Role / Device Role / Timing Role: DALI protocol stack host with UART-to-DALI bridge, multi-channel PWM dimming, and ambient light sensor interface. Use Value: Dual-bank Flash allows seamless firmware updates without interrupting lighting operation-critical for 24/7 retail environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP | RX66T core (48 MHz), 512 KB Flash, integrated FPU, but no CAN 2.0B - uses CAN FD instead | Targeted at higher-performance motor control with vector math; lacks native CAN 2.0B compatibility | Select when migrating to CAN FD infrastructure or requiring floating-point acceleration for field-oriented control |
| SPC560B50L5 | Power Architecture e200z0 core, 512 KB Flash, AEC-Q100 Grade 1 (−40°C to +125°C), dual CAN | Higher temperature grade and dual CAN channels; larger footprint (144-pin LQFP) | Choose for under-hood applications exceeding +105°C or requiring redundant CAN paths |
Compared with UPD70F3350GC(A)-UEU-AX, R5F566TEADFP offers enhanced compute throughput but requires CAN transceiver redesign, while SPC560B50L5 delivers extended temperature range and dual CAN at the cost of increased PCB area and toolchain migration effort.
Availability
UPD70F3350GC(A)-UEU-AX is available at Aetrix Electronics and suitable for automotive body electronics, industrial motor controllers, and smart power distribution modules requiring stable component supply across multi-year production cycles.
Supply support for UPD70F3350GC(A)-UEU-AX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT markets.
The V850ES/SG3 product line delivers AEC-Q100 qualified 32-bit MCUs optimized for cost-sensitive automotive body electronics and industrial control where CAN 2.0B interoperability and ASIL-B readiness are mandatory.
FAQ
What is the maximum operating frequency of the UPD70F3350GC(A)-UEU-AX?
The UPD70F3350GC(A)-UEU-AX operates at a maximum system clock frequency of 40 MHz. This is achieved using an internal PLL that multiplies an external crystal or clock source, with built-in frequency monitoring to detect clock failure. The V850ES core delivers 1.27 DMIPS/MHz at this speed, enabling deterministic real-time response in automotive control loops.
Does the UPD70F3350GC(A)-UEU-AX support CAN FD or only classical CAN?
The UPD70F3350GC(A)-UEU-AX supports only CAN 2.0B (classical CAN) per ISO 11898-1:2015, with bit rates up to 1 Mbps. It does not implement CAN FD features such as flexible data-rate or extended data length. For CAN FD applications, Renesas recommends the RX66T or RA6T2 families - the UPD70F3350GC(A)-UEU-AX remains optimal for legacy CAN networks in body control modules.
Is the UPD70F3350GC(A)-UEU-AX qualified to AEC-Q100 standards?
Yes, the UPD70F3350GC(A)-UEU-AX is qualified to AEC-Q100 Grade 2 (−40°C to +105°C ambient), with full test reports available from Renesas. It meets stress testing requirements including HTOL, TC, ESD, and EMC per AEC-Q100 Rev G. This qualification makes the UPD70F3350GC(A)-UEU-AX suitable for passenger compartment automotive applications without derating.
What debug interface does the UPD70F3350GC(A)-UEU-AX use?
The UPD70F3350GC(A)-UEU-AX uses a 2-wire serial debug interface compatible with Renesas IEBUS protocol and supported by ID850 Ver. 3.00 Integrated Debugger. It provides non-intrusive breakpoints, watchpoints, and real-time register/memory inspection without halting peripheral operation - essential for validating CAN message timing and ADC sampling jitter in the UPD70F3350GC(A)-UEU-AX.
How many ADC channels does the UPD70F3350GC(A)-UEU-AX support, and what is its conversion speed?
The UPD70F3350GC(A)-UEU-AX integrates a 10-bit successive-approximation ADC with 16 input channels. Its maximum conversion speed is ≤1.2 μs per sample under typical conditions (VDD = 5.0 V, fADCLK = 10 MHz). Conversion can be triggered by hardware events including timer overflows, CAN message reception, or external GPIO edges - enabling precise synchronization with motor commutation or sensor polling in UPD70F3350GC(A)-UEU-AX designs.
UPD70F3350GC(A)-UEU-AX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- V850
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- V850ES
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, EBI/EMI, I2C, UART/USART
- Peripherals:
- DMA, PWM, WDT
- Number of I/O:
- 84
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 40K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.85V ~ 3.6V
- Data Converters:
- A/D 12x10b SAR; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
UPD70F3350GC(A)-UEU-AX FAQ
1.How can I place an order for UPD70F3350GC(A)-UEU-AX through Aetrix?
Please submit a Request for Quotation (RFQ) for UPD70F3350GC(A)-UEU-AX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UPD70F3350GC(A)-UEU-AX reliable?
The price and inventory of UPD70F3350GC(A)-UEU-AX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UPD70F3350GC(A)-UEU-AX is usually 5 days.
3.What payment methods are accepted for UPD70F3350GC(A)-UEU-AX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UPD70F3350GC(A)-UEU-AX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UPD70F3350GC(A)-UEU-AX?
UPD70F3350GC(A)-UEU-AX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UPD70F3350GC(A)-UEU-AX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UPD70F3350GC(A)-UEU-AX?
For technical support, including UPD70F3350GC(A)-UEU-AX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UPD70F3350GC(A)-UEU-AX requirements.
6.How does Aetrix verify that UPD70F3350GC(A)-UEU-AX is sourced from the original manufacturer or authorized distributors?
All UPD70F3350GC(A)-UEU-AX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UPD70F3350GC(A)-UEU-AX meets industry standards.
7.What is the process for return or replacement of UPD70F3350GC(A)-UEU-AX?
All UPD70F3350GC(A)-UEU-AX units undergo pre-shipment inspection (PSI). If there is an issue with UPD70F3350GC(A)-UEU-AX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UPD70F3350GC(A)-UEU-AX part is unused and in its original packaging.
Return procedure for UPD70F3350GC(A)-UEU-AX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UPD70F3350GC(A)-UEU-AX Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

