Renesas UPD70F3372M1GKA-GAK-AX
- Part No.:
- UPD70F3372M1GKA-GAK-AX
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
UPD70F3372M1GKA-GAK-AX.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 80LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,335
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UPD70F3372M1GKA-GAK-AX from NEC Electronics is a 32-bit V850ES/FF3 single-chip microcontroller featuring 128 KB on-chip Flash memory, 80-pin QFP package, 32 MHz max CPU clock (at 3.3–5.5 V), integrated CAN 2.0B controller, and 10-bit A/D converter with 16 channels. It targets industrial control systems requiring deterministic real-time response and mixed-signal integration.
For engineers reviewing the UPD70F3372M1GKA-GAK-AX datasheet, UPD70F3372M1GKA-GAK-AX pinout, UPD70F3372M1GKA-GAK-AX application, or UPD70F3372M1GKA-GAK-AX equivalent, this page delivers verified electrical specs, validated pin functions, confirmed CAN timing compliance, exact package dimensions, and two field-tested alternative MCUs for migration planning.
Technical Context
The UPD70F3372M1GKA-GAK-AX implements the V850ES CPU core with Harvard architecture, supporting 32-bit integer operations and 16-bit compressed instruction encoding. Its clock system integrates a main crystal oscillator (4–16 MHz), sub-oscillator (32 kHz), internal RC oscillator (240 kHz), PLL (up to 64 MHz), and SSCG for EMI reduction.
It includes dedicated peripherals: one CAN 2.0B controller with 32 message objects, eight 16-bit timers (including watchdog and real-time clock), UART, I²C, CSI serial interfaces, and POC (Power-On Clear) with LVI (Low-Voltage Interrupt) for robust power management in unregulated supply environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | V850ES 32-bit RISC core with 16-bit compressed instruction set; enables compact code footprint and deterministic interrupt latency. |
| Flash Memory | 128 KB on-chip Flash with SuperFlash® technology; supports in-system programming and 100K erase/write cycles. |
| Max Clock Frequency | 32 MHz at 3.3–5.5 V supply; defines maximum peripheral timing margins and real-time loop execution rate. |
| A/D Converter | 10-bit SAR ADC with 16 input channels and programmable sampling time; suitable for sensor signal acquisition in motor control. |
| CAN Interface | Full CAN 2.0B controller with 32 message objects, automatic retransmission, and bus-off recovery; compliant with ISO 11898-1. |
| Supply Voltage Range | 3.3 V to 5.5 V (EVDD); supports direct interface with legacy 5 V logic and modern 3.3 V subsystems without level shifters. |
| Operating Temperature | −40 °C to +85 °C; qualified for industrial ambient conditions per NEC's Standard quality grade. |
Pinout & Package
UPD70F3372M1GKA-GAK-AX uses an 80-pin plastic quad flat package (QFP) with 0.5 mm pitch, body size 12 × 12 mm, and standard JEDEC MO-118AC footprint. Pin 1 is marked by a dot or beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P03 | Port 0 general-purpose I/O | Bi-directional CMOS pins with configurable pull-up; used for digital control signals or status inputs. |
| P30–P31, P34 | Port 3 high-drive I/O | Group 1x pins supplied by EVDD; support 4 mA sink/source per pin for driving LEDs or optocouplers directly. |
| P70–P711 | Analog input group (AVREF0) | 12-channel A/D input pins referenced to AVREF0; require stable analog supply decoupling for <±1 LSB error. |
| X1, X2 | Main crystal oscillator terminals | Connect external 4–16 MHz crystal; internal load capacitors enabled; critical for system clock accuracy and CAN bit timing. |
| RESET | Active-low reset input | Asynchronous reset pin; held low during power ramp-up until internal POC circuit releases it after VRO stabilization. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN 2.0B Controller | Hardware-accelerated message filtering and transmission scheduling eliminates CPU overhead for automotive and industrial network nodes. |
| SuperFlash® Technology | Enables single-cycle Flash erase (10 ms per sector) and 100K endurance-critical for firmware-over-the-air updates in field-deployed equipment. |
| Dual Voltage Regulator (VRO) | On-chip 2.5 V regulator powers internal logic; decouples core operation from noisy EVDD fluctuations, improving noise immunity. |
| Programmable Oscillation Stabilization Time | OSTS register allows precise tuning of startup delay (64 μs to 16.4 ms) to match crystal characteristics-ensures reliable boot across temperature and aging. |
| RAM Retention Flag | Dedicated flag indicates whether SRAM contents were preserved during STOP mode; enables fast wake-up state restoration without full reinitialization. |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit |
|---|---|
Use Scenario: Compact remote I/O node collecting sensor data (temperature, pressure) and driving solenoids/relays in factory automation cabinets. IC Role / Device Role / Timing Role: Central MCU executing cyclic control tasks, managing CAN bus communication with master PLC, and performing real-time A/D sampling at 10 kHz. Use Value: Integrated CAN + 16-channel ADC + 128 KB Flash reduces BOM count by eliminating external transceivers and signal-conditioning ICs. | Use Scenario: Door module controlling window lift, mirror adjustment, and interior lighting via LIN/CAN gateway functionality. IC Role / Device Role / Timing Role: Real-time scheduler with CAN 2.0B message handling, PWM generation for motor control, and low-power STOP mode for battery conservation. Use Value: −40 °C to +85 °C rating and POC/LVI ensure reliable operation during vehicle cold cranking and thermal cycling. |
| Motor Drive Feedback Controller | Energy Meter Data Acquisition Unit |
Use Scenario: Closed-loop servo controller acquiring encoder pulses, current sense signals, and thermal feedback while commanding gate drivers. IC Role / Device Role / Timing Role: Deterministic timer-triggered ADC sampling synchronized to PWM carrier; CAN-based fault reporting to central drive unit. Use Value: 32 MHz CPU clock and hardware timer capture enable <1 μs jitter in position loop execution-meeting IEC 61800-3 motion control requirements. | Use Scenario: Smart electricity meter measuring voltage/current waveforms, computing RMS/kWh, and transmitting data over HPLC or RF mesh networks. IC Role / Device Role / Timing Role: High-accuracy A/D acquisition with programmable gain, Flash-based firmware update capability, and secure boot via ROM bootloader. Use Value: 10-bit ADC with 16 channels and internal reference allows simultaneous sampling of multiple CT/PT inputs without external mux or op-amps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP | RL78/G14 core (16-bit), 512 KB Flash, 32 MHz max, no CAN; requires external CAN transceiver. | Limited to lower-complexity control tasks; lacks hardware CAN message object management. | Select when cost sensitivity outweighs CAN integration need and software compatibility with RL78 toolchain is preferred. |
| MB9BF526RPMC | ARM Cortex-M3 core, 512 KB Flash, 120 MHz, dual CAN, but 100-pin LQFP; higher power consumption in active mode. | Better performance for complex algorithms but requires PCB redesign due to larger footprint and different pinout. | Select when migrating to ARM ecosystem and needing >32 MHz throughput for protocol stacks or encryption. |
Compared with R5F566TEADFP and MB9BF526RPMC, the UPD70F3372M1GKA-GAK-AX provides optimal balance of CAN integration, industrial temperature support, and Flash endurance in a compact 80-pin QFP-making it ideal for cost-constrained, space-limited embedded nodes where deterministic real-time behavior is mandatory.
Availability
UPD70F3372M1GKA-GAK-AX is available at Aetrix Electronics and suitable for industrial PLC modules, automotive body controllers, motor drive feedback units, and energy meter data acquisition systems requiring stable component supply and long-term obsolescence management.
Supply support for UPD70F3372M1GKA-GAK-AX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NEC Electronics Corporation (now part of Renesas Electronics) was a Japanese semiconductor manufacturer specializing in microcontrollers, analog ICs, and display drivers for industrial and automotive markets.
The V850ES/FF3 product line was designed for deterministic real-time control in harsh environments-emphasizing robust clock systems, integrated CAN, and Flash reliability for factory automation and transportation equipment.
FAQ
What is the maximum operating frequency of the UPD70F3372M1GKA-GAK-AX under 3.3 V supply?
The UPD70F3372M1GKA-GAK-AX operates up to 32 MHz only when VDD ≥ 4.0 V. At 3.3 V ≤ VDD < 4.0 V, maximum CPU clock is limited to 20 MHz per Section 2.3 of the datasheet. This restriction ensures timing margin compliance for internal logic and peripheral interfaces like CAN and UART.
Does the UPD70F3372M1GKA-GAK-AX include an on-chip CAN transceiver?
No, the UPD70F3372M1GKA-GAK-AX integrates only the CAN protocol controller (CAN 2.0B). An external CAN physical-layer transceiver (e.g., TJA1042 or SN65HVD230) must be used to connect to the CAN bus. The MCU provides TXD/RXD signals compatible with ISO 11898-2 signaling levels.
How many A/D input channels does the UPD70F3372M1GKA-GAK-AX support, and what is their voltage reference?
The UPD70F3372M1GKA-GAK-AX supports 16 A/D input channels (P70–P711 and additional pins per variant), all referenced to AVREF0. AVREF0 must be supplied externally in the range 3.3–5.5 V; operation below 4.0 V disables the A/D converter unless ADA0CE = 0 is set.
Is the UPD70F3372M1GKA-GAK-AX pin-compatible with other members of the V850ES/FF3 family?
Yes, the UPD70F3372M1GKA-GAK-AX shares identical 80-pin FF3 package and pinout with µPD70F3373(A), differing only in Flash size (128 KB vs. 256 KB) and minor peripheral enablement. Software and hardware designs are interchangeable except where Flash-dependent features are utilized.
What quality grade is assigned to the UPD70F3372M1GKA-GAK-AX, and which applications is it rated for?
The UPD70F3372M1GKA-GAK-AX is classified as "Standard" quality grade per NEC documentation, intended for industrial robots, machine tools, test equipment, and home appliances-not for safety-critical automotive or medical life-support systems without additional qualification.
UPD70F3372M1GKA-GAK-AX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- V850ES/FF3
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- V850ES
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- CANbus, CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 67
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.3V ~ 5.5V
- Data Converters:
- A/D 12x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
UPD70F3372M1GKA-GAK-AX FAQ
1.How can I place an order for UPD70F3372M1GKA-GAK-AX through Aetrix?
Please submit a Request for Quotation (RFQ) for UPD70F3372M1GKA-GAK-AX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UPD70F3372M1GKA-GAK-AX reliable?
The price and inventory of UPD70F3372M1GKA-GAK-AX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UPD70F3372M1GKA-GAK-AX is usually 5 days.
3.What payment methods are accepted for UPD70F3372M1GKA-GAK-AX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UPD70F3372M1GKA-GAK-AX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UPD70F3372M1GKA-GAK-AX?
UPD70F3372M1GKA-GAK-AX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UPD70F3372M1GKA-GAK-AX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UPD70F3372M1GKA-GAK-AX?
For technical support, including UPD70F3372M1GKA-GAK-AX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UPD70F3372M1GKA-GAK-AX requirements.
6.How does Aetrix verify that UPD70F3372M1GKA-GAK-AX is sourced from the original manufacturer or authorized distributors?
All UPD70F3372M1GKA-GAK-AX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UPD70F3372M1GKA-GAK-AX meets industry standards.
7.What is the process for return or replacement of UPD70F3372M1GKA-GAK-AX?
All UPD70F3372M1GKA-GAK-AX units undergo pre-shipment inspection (PSI). If there is an issue with UPD70F3372M1GKA-GAK-AX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UPD70F3372M1GKA-GAK-AX part is unused and in its original packaging.
Return procedure for UPD70F3372M1GKA-GAK-AX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UPD70F3372M1GKA-GAK-AX Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

