Renesas UPD70F3379M2GJA-GAE-AX
- Part No.:
- UPD70F3379M2GJA-GAE-AX
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
UPD70F3379M2GJA-GAE-AX.pdf
- Description:
- RISC MICROCONTROLLER, 32 BIT, FL
- Quantity:
- Payment:

- Shipping:

Inventory:470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UPD70F3379M2GJA-GAE-AX from NEC Electronics is a 32-bit V850ES/FJ3 single-chip microcontroller featuring 384 KB Flash, 32 KB RAM, 144-pin LQFP package, CAN 2.0B interface, and operation at up to 48 MHz across -40°C to +85°C. It integrates A/D converter (10-bit, 16-channel), UART, I²C, CSI, and programmable timers for embedded control in industrial instrumentation.
For engineers reviewing the UPD70F3379M2GJA-GAE-AX datasheet, UPD70F3379M2GJA-GAE-AX pinout, UPD70F3379M2GJA-GAE-AX application, or UPD70F3379M2GJA-GAE-AX equivalent, key selection considerations include its 144-pin LQFP mechanical footprint, dual voltage domains (EVDD/BVDD), CAN timing compliance per ISO 11898-1, Flash programming characteristics at 3.3–5.5 V, and A/D conversion accuracy with AVREF0 reference.
Technical Context
The UPD70F3379M2GJA-GAE-AX implements the V850ES CPU core with Harvard architecture, supporting 32-bit instructions and 16-bit compressed encoding. Its clock system includes main crystal oscillator (up to 32 MHz), sub-oscillator (32 kHz), internal RC oscillator (25–55 kHz), PLL for frequency multiplication, and SSCG for EMI reduction.
It features dual power domains: EVDD supplies I/O and digital logic (including port groups 1x/2x/6/7), while BVDD powers analog peripherals and ADC reference circuitry. Pin Group 4 (P70–P715, P120–P127) is explicitly tied to AVREF0, enabling precise 10-bit A/D conversion with configurable sampling time and trigger sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | V850ES 32-bit RISC core with 16-bit instruction compression and 3-stage pipeline |
| Flash Memory | 384 KB on-chip Flash with SuperFlash® technology; supports in-system programming and 100K erase/write cycles |
| RAM | 32 KB SRAM with retention flag support and low-power standby mode |
| Max Clock Frequency | 48 MHz system clock (fVBCLK) when VDD ≥ 4.0 V; reduced to 20 MHz at 3.5 V |
| A/D Converter | 10-bit resolution, 16 input channels, conversion time 1.5 μs typical, referenced to AVREF0 (3.3–5.5 V) |
| CAN Interface | CAN 2.0B compliant controller with 32 message objects, programmable bit timing, and bus-off recovery |
| Operating Temperature | -40°C to +85°C ambient; qualified as Standard-grade per NEC quality classification |
| Supply Voltage | EVDD/BVDD = 3.3–5.5 V; AVREF0 = 3.3–5.5 V; all supplies must be equal per datasheet constraint |
Pinout & Package
UPD70F3379M2GJA-GAE-AX is housed in a 144-pin LQFP (Low-profile Quad Flat Package) with 0.5 mm pitch, body size 20 × 20 mm, and JEDEC standard marking including "M2GJA" indicating FJ3 series, GAE grade, and AX lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P03, P05–P06 | General-purpose I/O (Group 1D) | CMOS-bidirectional ports supplied by EVDD; require external pull-up/down for unused pins |
| P70–P715, P120–P127 | Analog input channels (Group 4) | Connected to AVREF0 domain; used for 10-bit A/D conversion with selectable sample-and-hold |
| P90, P92–P910, P912 | CAN TX/RX and control (Group 1D) | Dedicated CAN 2.0B physical layer interface; requires external transceiver for bus connection |
| X1, X2 | Main system crystal oscillator input | Supports 4–32 MHz crystal; internal oscillator circuit provides stable clock source for CPU and peripherals |
| RESET | Active-low reset input (Group 6) | Asynchronous reset signal; must be held low ≥ 100 ns after power stabilization for reliable initialization |
Key Features
| Feature | Design Value |
|---|---|
| SuperFlash® memory | Enables 100K program/erase cycles and fast page erase (≤10 ms), reducing firmware update latency in field-deployed systems |
| Dual voltage domains | EVDD powers digital logic and I/O; BVDD isolates analog peripherals-minimizing noise coupling into ADC measurements |
| SSCG (Spread Spectrum Clock Generator) | Reduces EMI peak emissions by modulating system clock frequency; configurable modulation depth and rate per application requirements |
| RAM retention flag | Hardware flag indicates whether SRAM contents were preserved during low-power stop mode-critical for stateful real-time control recovery |
| LVI (Low-Voltage Interrupt) | Monitors EVDD/BVDD supply and triggers interrupt before brownout; enables graceful shutdown or backup power switchover |
| POC (Power-On Clear) | Internal circuit ensures deterministic reset assertion on power ramp-up; eliminates need for external RC reset network |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit |
|---|---|
Use Scenario: Real-time monitoring of 16 sensor inputs (temperature, pressure, position) with local decision-making and CAN-based actuator command. IC Role / Device Role / Timing Role: Central MCU executing control algorithms, managing A/D sampling at ≤100 kSPS, and transmitting status via CAN 2.0B at 500 kbps. Use Value: Integrated 10-bit ADC with AVREF0 domain separation ensures ±1 LSB INL across temperature; 384 KB Flash accommodates dual-bank firmware for safe over-the-air updates. | Use Scenario: Controlling door locks, window lifts, lighting, and HVAC subsystems in mid-tier vehicles using distributed CAN nodes. IC Role / Device Role / Timing Role: Body controller managing GPIO-driven loads, interpreting LIN/CAN messages, and performing diagnostics with built-in LVI and POC. Use Value: CAN 2.0B controller with 32 message objects handles prioritized messaging without host CPU overhead; Standard-grade qualification meets non-safety-critical automotive requirements. |
| Energy Meter Data Logger | Factory Automation HMI Panel |
Use Scenario: Capturing voltage/current waveforms via external signal conditioning, computing kWh, and storing data in Flash with timestamping. IC Role / Device Role / Timing Role: Data acquisition engine interfacing with sigma-delta ADCs via CSI, running RTOS, and logging to Flash with wear-leveling. Use Value: 32 KB RAM buffers high-speed samples; 384 KB Flash stores firmware, calibration tables, and 30+ days of metering logs; SSCG reduces conducted EMI in sensitive metering environments. | Use Scenario: Operator interface with touch buttons, LED indicators, serial communication to PLCs, and local alarm handling. IC Role / Device Role / Timing Role: Embedded controller driving 7-segment displays, scanning keypad matrix, and managing UART/I²C peripheral bridges. Use Value: 144-pin LQFP provides ample GPIO (≥100 usable pins); dual voltage domains allow clean 3.3 V I/O for display drivers while maintaining 5 V tolerance on legacy industrial interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP | RL78/G14-based; 32 MHz max, 512 KB Flash, 32 KB RAM, integrated debug interface; no CAN 2.0B, only CAN FD capable via external IP | Targets cost-sensitive, low-power HMI and sensor nodes where CAN FD bandwidth is unnecessary | Select if debug integration, lower active current (<120 μA/MHz), or Renesas ecosystem compatibility outweighs native CAN 2.0B requirement |
| MB9BF516RPMC | Fujitsu FM3 series; Cortex-M3 core, 100 MHz, 512 KB Flash, 64 KB RAM, CAN 2.0B, but requires external crystal for full-speed operation | Suitable for higher-performance motor control where 100 MHz deterministic timing and FPU support are critical | Choose when migrating from V850 to ARM ecosystem is planned, and higher clock speed justifies added BOM complexity |
Compared with R5F566TEADFP and MB9BF516RPMC, UPD70F3379M2GJA-GAE-AX delivers native CAN 2.0B with zero external components, deterministic V850ES interrupt latency under 1 μs, and guaranteed operation at 48 MHz with single-supply constraint-making it optimal for legacy industrial CAN networks requiring minimal layout change.
Availability
UPD70F3379M2GJA-GAE-AX is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, energy meter data loggers, and factory automation HMI panels requiring stable component supply across extended product lifecycles.
Supply support for UPD70F3379M2GJA-GAE-AX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NEC Electronics Corporation (now part of Renesas Electronics) was a Japanese semiconductor manufacturer specializing in microcontrollers, memory, and analog ICs for industrial and automotive markets.
The V850ES/FJ3 product line was designed for high-reliability embedded control applications demanding deterministic real-time performance, integrated analog peripherals, and long-term supply stability in industrial automation and transportation systems.
FAQ
What is the maximum operating frequency of the UPD70F3379M2GJA-GAE-AX and under what conditions?
The UPD70F3379M2GJA-GAE-AX achieves a maximum system clock frequency of 48 MHz when VDD = EVDD = BVDD ≥ 4.0 V. At 3.5–4.0 V, maximum frequency drops to 20 MHz; below 3.5 V, only core functions (CPU, Flash, RAM, basic I/O) remain operational. This dependency is strictly enforced by the internal voltage regulator and clock generation circuitry per Section 2.3 of the datasheet.
Does the UPD70F3379M2GJA-GAE-AX support CAN 2.0B, and what hardware resources does it allocate for that function?
Yes, the UPD70F3379M2GJA-GAE-AX integrates a fully compliant CAN 2.0B controller with 32 independent message objects, programmable bit timing registers, and automatic retransmission. Pins P90 (CANRX) and P92 (CANTX) are dedicated to this interface and belong to Pin Group 1D, supplied by EVDD. No external transceiver is included-external PHY required for physical layer connection.
How is analog-to-digital conversion implemented in the UPD70F3379M2GJA-GAE-AX, and what reference voltage options exist?
The UPD70F3379M2GJA-GAE-AX features a 10-bit successive-approximation ADC with 16 input channels mapped to Pin Group 4 (P70–P715, P120–P127). Conversion uses AVREF0 as the reference voltage, which must be supplied externally in the range 3.3–5.5 V. The ADC supports software/start-triggered conversion, scan mode, and sample-and-hold control-all documented in Section 2.8 of the datasheet.
What packaging and lead-free compliance information applies to the UPD70F3379M2GJA-GAE-AX?
The UPD70F3379M2GJA-GAE-AX is supplied in a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch) with lead-free (Pb-free) finish, indicated by the "-AX" suffix per NEC's marking convention in Section 5.2.2. The package complies with JEDEC standard MS-026 and RoHS Directive 2011/65/EU, with solder reflow profile specified in the device's packaging documentation.
Is the UPD70F3379M2GJA-GAE-AX pin-compatible with other members of the V850ES/FJ3 family, such as UPD70F3378 or UPD70F3380?
Yes, all V850ES/FJ3 devices-including UPD70F3378, UPD70F3379M2GJA-GAE-AX, and UPD70F3380-share identical 144-pin LQFP package dimensions and pinout. Differences lie in Flash size (256 KB / 384 KB / 512 KB) and minor peripheral enablement; thus, UPD70F3379M2GJA-GAE-AX is a direct drop-in replacement for firmware targeting the same pin-mapped hardware design.
UPD70F3379M2GJA-GAE-AX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- V850ES/FJ3
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- V850ES
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, CSI, EBI/EMI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.3V ~ 5.5V
- Data Converters:
- A/D 24x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
UPD70F3379M2GJA-GAE-AX FAQ
1.How can I place an order for UPD70F3379M2GJA-GAE-AX through Aetrix?
Please submit a Request for Quotation (RFQ) for UPD70F3379M2GJA-GAE-AX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UPD70F3379M2GJA-GAE-AX reliable?
The price and inventory of UPD70F3379M2GJA-GAE-AX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UPD70F3379M2GJA-GAE-AX is usually 5 days.
3.What payment methods are accepted for UPD70F3379M2GJA-GAE-AX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UPD70F3379M2GJA-GAE-AX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UPD70F3379M2GJA-GAE-AX?
UPD70F3379M2GJA-GAE-AX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UPD70F3379M2GJA-GAE-AX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UPD70F3379M2GJA-GAE-AX?
For technical support, including UPD70F3379M2GJA-GAE-AX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UPD70F3379M2GJA-GAE-AX requirements.
6.How does Aetrix verify that UPD70F3379M2GJA-GAE-AX is sourced from the original manufacturer or authorized distributors?
All UPD70F3379M2GJA-GAE-AX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UPD70F3379M2GJA-GAE-AX meets industry standards.
7.What is the process for return or replacement of UPD70F3379M2GJA-GAE-AX?
All UPD70F3379M2GJA-GAE-AX units undergo pre-shipment inspection (PSI). If there is an issue with UPD70F3379M2GJA-GAE-AX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UPD70F3379M2GJA-GAE-AX part is unused and in its original packaging.
Return procedure for UPD70F3379M2GJA-GAE-AX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UPD70F3379M2GJA-GAE-AX Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

