Renesas UPD70F3746GJ-GAE-M1-AX
- Part No.:
- UPD70F3746GJ-GAE-M1-AX
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
UPD70F3746GJ-GAE-M1-AX.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,401
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UPD70F3746GJ-GAE-M1-AX from Renesas Electronics is a 32-bit V850ES/JG3 microcontroller with 512 KB on-chip Flash, 48 KB RAM, and integrated peripherals including 16-bit timers (TMP/TMQ), UART, I²C, and CAN 2.0B controller. It operates at up to 40 MHz and supports industrial temperature range (−40°C to +85°C) in a 144-pin LQFP package. It targets real-time control in motor drives and factory automation systems.
For engineers reviewing the UPD70F3746GJ-GAE-M1-AX datasheet, UPD70F3746GJ-GAE-M1-AX pinout, UPD70F3746GJ-GAE-M1-AX application, or UPD70F3746GJ-GAE-M1-AX equivalent, key selection criteria include its V850ES CPU core compatibility, CAN 2.0B interface support, Flash programming voltage (2.7–3.6 V), and 144-pin LQFP mechanical footprint with defined power/ground pin distribution.
Technical Context
The UPD70F3746GJ-GAE-M1-AX implements the V850ES RISC architecture with 32-bit data path, 20-bit address space, and pipeline execution. It integrates a PLL-based clock generator supporting internal oscillators (e.g., 8 MHz main, 32 kHz sub), programmable wait states, and bus hold functionality for external memory interfacing.
Its peripheral set includes two independent 16-bit timer/event counters (TMP and TMQ) with PWM, pulse width measurement, and one-shot output modes; dual UART channels with LIN support; one I²C interface; and a full-CAN 2.0B controller with 32 message objects and mailbox-based transmission/reception.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | V850ES 32-bit RISC core with 5-stage pipeline and 20-bit address space - enables deterministic real-time interrupt response and compact code density. |
| Flash Memory | 512 KB on-chip Flash with SuperFlash® technology - supports in-application programming (IAP) and sector erase with 100K write/erase cycles. |
| RAM | 48 KB on-chip SRAM - provides low-latency data storage for real-time control buffers and stack operations. |
| Max Clock Frequency | 40 MHz system clock - delivers 39.2 DMIPS performance at 3.3 V supply, suitable for closed-loop motor control timing budgets. |
| Operating Voltage | 2.7 V to 3.6 V - compatible with standard 3.3 V industrial power rails and tolerant of brown-out conditions down to 2.7 V. |
| Temperature Range | −40°C to +85°C - qualified for industrial environments including PLCs, HMI controllers, and embedded motion systems. |
| CAN Interface | One CAN 2.0B controller with 32 message objects and hardware filtering - enables robust fieldbus communication without CPU overhead for message arbitration and acceptance filtering. |
Pinout & Package
Package: 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS (×12) | Power supply and ground | Dedicated pairs per functional block (CPU, CAN, analog) minimize noise coupling and ensure stable operation under mixed-signal loads. |
| CLKIN / CLKOUT | External crystal oscillator input/output | Supports 1–8 MHz crystal or ceramic resonator; CLKOUT can drive secondary clock domains or test equipment. |
| CANH / CANL | CAN bus differential signal lines | Direct connection to ISO 11898-compliant transceiver; internal termination resistors disabled by default - external 120 Ω required. |
| TXD0 / RXD0 | UART0 serial transmit/receive | Full-duplex asynchronous communication at up to 2 Mbps; supports LIN 2.2 frame formatting via software configuration. |
| INTP0–INTP7 | External interrupt inputs | Eight edge-triggered (rising/falling/configurable) pins with priority encoding - used for emergency stop, encoder Z-phase, or sensor fault detection. |
Key Features
| Feature | Design Value |
|---|---|
| V850ES CPU Core | 32-bit RISC architecture with 5-stage pipeline, 20-bit address space, and 1.25-cycle average instruction execution - ensures predictable timing for hard real-time tasks like servo loop closure. |
| On-chip CAN 2.0B Controller | 32 message objects with hardware acceptance filtering, TX/RX mailboxes, and error counter management - eliminates software polling and reduces CPU load in multi-node industrial networks. |
| Programmable Wait States | 0–15 wait states configurable per memory region (ROM/RAM/external) - enables reliable interfacing with slow peripherals or legacy parallel memory without timing violations. |
| Flash Programming Voltage | Single 3.3 V supply for both operation and Flash programming - eliminates need for external VPP circuitry and simplifies BOM for field firmware updates. |
| Bus Hold Function | Automatic high-impedance pin retention during reset or power-down - prevents floating inputs from causing spurious interrupts or logic contention on shared buses. |
Applications
| Industrial Motor Control | Factory Automation PLC |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC motors using space-vector PWM and current sensing feedback. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, managing gate driver timing, and communicating status over CAN bus. Use Value: Integrated CAN 2.0B and 40 MHz CPU enable synchronized multi-axis motion control with <10 µs interrupt latency and deterministic message scheduling. | Use Scenario: Modular I/O base unit handling digital input/output expansion, analog sensor acquisition, and HMI communication. IC Role / Device Role / Timing Role: Central processing unit coordinating cyclic I/O scan, ladder logic execution, and EtherCAT/CAN gateway functions. Use Value: 512 KB Flash stores multiple firmware versions and configuration data; 48 KB RAM accommodates real-time task stacks and process image buffers. |
| Building Management System | Energy Monitoring Gateway |
Use Scenario: HVAC controller integrating temperature/humidity sensors, valve actuator drivers, and BACnet/IP-to-CAN bridge. IC Role / Device Role / Timing Role: Real-time scheduler managing sensor polling intervals, PID loop execution, and protocol translation between CAN and Ethernet layers. Use Value: Dual UART with LIN support allows direct connection to legacy HVAC actuators; CAN interface links to chiller plant subsystems. | Use Scenario: Smart meter aggregation node collecting data from CT-based current sensors and communicating via CAN to central SCADA. IC Role / Device Role / Timing Role: Data concentrator performing time-synchronized sampling, RMS calculation, and event-triggered reporting. Use Value: 16-bit TMP timer with pulse width measurement mode captures zero-crossing events from AC line signals with ±1 LSB accuracy at 40 MHz clock. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F57016ADFP | RA6T2-based 32-bit Arm Cortex-M4F MCU with 256 KB Flash, 64 KB RAM, and dedicated motor control peripherals (MTRC, PDR). | Optimized for high-frequency motor control with hardware trigonometric accelerators; lacks native CAN 2.0B but supports CAN FD via external transceiver. | Select when migrating to Arm ecosystem or requiring >100 MHz compute for advanced observer algorithms. |
| UPD70F3739GJ-GAE-M1-AX | Same V850ES/JG3 family, 384 KB Flash, 32 KB RAM, identical pinout and peripheral set except reduced memory size. | Drop-in replacement for cost-sensitive designs where 512 KB Flash is not required; same CAN, UART, and timer capabilities. | Select when BOM cost reduction is critical and application firmware fits within 384 KB Flash with margin. |
Compared with UPD70F3746GJ-GAE-M1-AX, R5F57016ADFP offers higher compute throughput and modern toolchain support but requires PCB redesign and new driver development, while UPD70F3739GJ-GAE-M1-AX provides true pin-compatible memory scaling with zero layout change.
Availability
UPD70F3746GJ-GAE-M1-AX is available at Aetrix Electronics and suitable for industrial motor control, factory automation PLCs, and building management systems requiring stable component supply across extended production lifecycles.
Supply support for UPD70F3746GJ-GAE-M1-AX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The V850ES/JG3 product line delivers high-reliability 32-bit MCUs targeting real-time control in harsh industrial environments, with emphasis on CAN connectivity, Flash endurance, and deterministic interrupt latency.
FAQ
What is the maximum operating frequency of the UPD70F3746GJ-GAE-M1-AX?
The UPD70F3746GJ-GAE-M1-AX operates at a maximum system clock frequency of 40 MHz. This is achieved using the on-chip PLL with an external 8 MHz crystal input, resulting in 39.2 DMIPS performance at 3.3 V. The device maintains timing compliance across the full −40°C to +85°C industrial temperature range, and all peripherals-including CAN, UART, and timers-are fully functional at this speed.
Does the UPD70F3746GJ-GAE-M1-AX support CAN FD?
No, the UPD70F3746GJ-GAE-M1-AX implements a classic CAN 2.0B controller compliant with ISO 11898-1:2003, supporting data rates up to 1 Mbps and 11-bit standard identifiers. It does not support CAN FD features such as flexible data-rate switching or extended data length. For CAN FD requirements, consider Renesas' RA6T2 or RH850/F1K families instead of the UPD70F3746GJ-GAE-M1-AX.
What debug interface does the UPD70F3746GJ-GAE-M1-AX use?
The UPD70F3746GJ-GAE-M1-AX uses the on-chip debug (OCD) interface compatible with Renesas' MINICUBE2 and E2 emulator tools. It supports JTAG-based debugging, flash programming, and real-time trace via the dedicated OCD pins (TCK, TMS, TDI, TDO, TRST, and RESET). No external debug probe voltage translation is required, as the interface operates at the core supply voltage (3.3 V).
Is the UPD70F3746GJ-GAE-M1-AX pin-compatible with other V850ES/JG3 devices?
Yes, the UPD70F3746GJ-GAE-M1-AX shares the same 144-pin LQFP package and pin assignment with other members of the V850ES/JG3 family, including UPD70F3739, UPD70F3740, UPD70F3741, and UPD70F3742. Power, ground, clock, reset, and peripheral signal locations are identical, enabling hardware reuse across firmware variants with different Flash/RAM configurations.
What is the Flash endurance specification for the UPD70F3746GJ-GAE-M1-AX?
The UPD70F3746GJ-GAE-M1-AX features 512 KB of on-chip Flash memory built with SuperFlash® technology, rated for a minimum of 100,000 write/erase cycles per sector and data retention of 20 years at 85°C. Sector erase granularity is 1 KB, and programming is performed in-word (32-bit) units. These specifications are guaranteed across the full industrial temperature range and apply to both standard and secure boot sectors.
UPD70F3746GJ-GAE-M1-AX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- V850ES/Jx3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- V850ES
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, EBI/EMI, I2C, UART/USART
- Peripherals:
- DMA, LVD, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 60K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.85V ~ 3.6V
- Data Converters:
- A/D 16x10b SAR; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
UPD70F3746GJ-GAE-M1-AX FAQ
1.How can I place an order for UPD70F3746GJ-GAE-M1-AX through Aetrix?
Please submit a Request for Quotation (RFQ) for UPD70F3746GJ-GAE-M1-AX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UPD70F3746GJ-GAE-M1-AX reliable?
The price and inventory of UPD70F3746GJ-GAE-M1-AX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UPD70F3746GJ-GAE-M1-AX is usually 5 days.
3.What payment methods are accepted for UPD70F3746GJ-GAE-M1-AX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UPD70F3746GJ-GAE-M1-AX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UPD70F3746GJ-GAE-M1-AX?
UPD70F3746GJ-GAE-M1-AX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UPD70F3746GJ-GAE-M1-AX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UPD70F3746GJ-GAE-M1-AX?
For technical support, including UPD70F3746GJ-GAE-M1-AX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UPD70F3746GJ-GAE-M1-AX requirements.
6.How does Aetrix verify that UPD70F3746GJ-GAE-M1-AX is sourced from the original manufacturer or authorized distributors?
All UPD70F3746GJ-GAE-M1-AX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UPD70F3746GJ-GAE-M1-AX meets industry standards.
7.What is the process for return or replacement of UPD70F3746GJ-GAE-M1-AX?
All UPD70F3746GJ-GAE-M1-AX units undergo pre-shipment inspection (PSI). If there is an issue with UPD70F3746GJ-GAE-M1-AX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UPD70F3746GJ-GAE-M1-AX part is unused and in its original packaging.
Return procedure for UPD70F3746GJ-GAE-M1-AX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UPD70F3746GJ-GAE-M1-AX Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

