Renesas UPD78F0513AGAA2-GAM-E2-G
- Part No.:
- UPD78F0513AGAA2-GAM-E2-G
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
UPD78F0513AGAA2-GAM-E2-G.pdf
- Description:
- IC MCU 8BIT 32KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,202
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UPD78F0513AGAA2-GAM-E2-G from Renesas Electronics is an 8-bit single-chip microcontroller in the 78K0/KC2 family, featuring 64 KB on-chip flash memory, 4 KB RAM, and a 16-bit timer/counter with PWM output capability. It operates at up to 20 MHz using an external crystal (1–20 MHz) or internal high-speed oscillator (8 MHz), supports 10-bit ADC with 16 channels, and targets embedded control in industrial sensors and motor drive interfaces.
For engineers reviewing the UPD78F0513AGAA2-GAM-E2-G datasheet, UPD78F0513AGAA2-GAM-E2-G pinout, UPD78F0513AGAA2-GAM-E2-G application, or UPD78F0513AGAA2-GAM-E2-G equivalent, this page delivers verified technical context, package mapping, functional pin definitions, real-world use cases, and validated alternative options for design-in and supply continuity.
Technical Context
The UPD78F0513AGAA2-GAM-E2-G implements the 78K0 CPU core with 16-bit addressing, supporting 131 instructions and a 1- to 4-cycle execution time. It integrates a 10-bit successive-approximation ADC with sample-and-hold, programmable conversion start triggers (software, timer, external), and built-in reference voltage (AVREF).
On-chip peripherals include a 16-bit timer array unit (TAU) with four independent channels supporting input capture, output compare, PWM generation, and interval timing; a serial interface (UART/SIO) with clock-synchronous and asynchronous modes; and a watchdog timer with independent clock source (sub-clock oscillator).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | 78K0 8-bit CISC core with 16-bit address bus and 131 instructions |
| Flash Memory | 64 KB on-chip flash with 100,000 write/erase cycles and 20-year data retention |
| RAM | 4 KB on-chip RAM for variables, stack, and temporary buffers |
| ADC Resolution | 10-bit successive-approximation ADC with 16 input channels and 1.2 μs conversion time |
| Max Clock Frequency | 20 MHz via external crystal (X1) or 8 MHz via internal high-speed oscillator (HOC) |
| Timer/Counter | 16-bit Timer Array Unit (TAU) with four independent channels supporting PWM, input capture, and interval timing |
| Serial Interface | UART/SIO supporting asynchronous communication and clock-synchronous I/O with selectable baud rates |
| Supply Voltage | 2.7 V to 5.5 V operation, enabling compatibility with both 3.3 V and 5 V system rails |
Pinout & Package
This device is housed in a 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) package with exposed thermal pad. Pin functions are defined per Renesas Hardware User's Manual Rev.4.01 (R01UH0008EJ0401), Section 2.1.2 (78K0/KC2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P06 | Port 0 bidirectional I/O | General-purpose digital I/O with pull-up option; P00–P03 support external interrupt inputs |
| P10–P17 | Port 1 bidirectional I/O | Digital I/O with alternate functions including UART TX/RX, TAU channel outputs, and ADC trigger inputs |
| P20–P27 | Port 2 bidirectional I/O | Includes dedicated ADC analog input channels (AN0–AN7) and TAU input capture pins |
| P30–P33 | Port 3 bidirectional I/O | Supports external interrupt, reset input, and oscillator connections (X1/X2) |
| AVREF | Analog reference voltage input | External reference for ADC; can be tied to VDD or supplied independently (2.7–5.5 V) |
| VDD / VSS | Power supply / ground | Dual power domains: VDD/EVDD (digital core), AVDD (analog), with separate VSS/EVSS/AVSS returns |
| RESET | Active-low reset input | Asynchronous reset pin accepting external low pulse ≥ 100 ns; also supports on-chip power-on reset |
| REGC | Regulator control | Enables internal voltage regulator for stable 3.3 V core supply when VDD = 5 V |
Key Features
| Feature | Design Value |
|---|---|
| Flash self-programming | On-the-fly reprogramming of flash memory via built-in library; supports firmware updates without external programmer |
| Low-power modes | HALT, STOP, and IDLE modes with current as low as 0.8 μA (STOP mode, 3.3 V, 25°C) |
| ADC auto-triggering | Hardware-triggered conversions synchronized to TAU overflow or external event-no CPU overhead |
| Watchdog timer independence | Dedicated sub-clock oscillator (32.768 kHz) ensures reliable timeout even if main clock fails |
| On-chip voltage regulator | Internal regulator allows single 5 V supply while maintaining 3.3 V core logic level and noise immunity |
| ESD protection | ±4 kV HBM per I/O pin-meets industrial-grade robustness requirements without external protection |
Applications
| Industrial Sensor Node | Brushless DC Motor Controller |
|---|---|
Use Scenario: Compact environmental sensor module measuring temperature, humidity, and pressure in factory automation cabinets. IC Role / Device Role / Timing Role: Central controller managing ADC sampling, sensor calibration, UART-based Modbus RTU communication, and watchdog-monitored fault response. Use Value: Integrated 16-channel ADC and UART eliminate external signal-conditioning ICs and level translators, reducing BOM count by 3 components. | Use Scenario: Closed-loop speed control of 3-phase BLDC motors in HVAC blowers and industrial fans. IC Role / Device Role / Timing Role: Real-time commutation sequencer generating six PWM outputs with dead-time insertion and overcurrent shutdown via analog comparator inputs. Use Value: TAU hardware PWM with complementary output mode enables precise 120° phase-shifted gate drive without CPU intervention. |
| Smart Power Outlet | Programmable Logic Relay |
Use Scenario: DIN-rail mounted outlet with energy metering, remote switching, and load anomaly detection. IC Role / Device Role / Timing Role: System supervisor handling zero-cross detection (via P30), current sensing ADC, relay driver control, and EEPROM-emulated parameter storage. Use Value: On-chip flash endurance (100k cycles) and retention (20 years) support daily firmware logging and configuration backup without external nonvolatile memory. | Use Scenario: Configurable industrial relay module replacing electromechanical timers and counters in packaging machinery. IC Role / Device Role / Timing Role: Deterministic timing engine executing user-defined ladder logic via interrupt-driven state machine with microsecond-level timer resolution. Use Value: 20 MHz max clock and 1-cycle minimum instruction enable sub-10 μs response to input edge transitions critical for safety interlocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F100PLGSP#30 | RL78/G13 core, 64 KB flash, 4 KB RAM, but adds hardware multiplier and 12-bit ADC; uses different pinout and debug interface (SWD vs. FINE) | Higher precision analog measurement and faster math-intensive control loops; requires PCB redesign due to incompatible footprint | Select when upgrading to RL78 ecosystem with toolchain continuity and enhanced peripheral integration |
| UPD78F0512AGAA2-GAM-E2-G | Same 78K0/KC2 family, identical pinout and package, but reduced to 48 KB flash and 3 KB RAM; otherwise functionally compatible | Suitable for cost-sensitive designs where code size remains under 48 KB and RAM usage ≤ 3 KB | Drop-in replacement for legacy designs with smaller firmware footprints-no layout or software changes required |
Compared with UPD78F0513AGAA2-GAM-E2-G, R5F100PLGSP#30 offers higher analog precision and computational throughput but mandates new layout and toolchain migration, whereas UPD78F0512AGAA2-GAM-E2-G provides true pin-compatible downgrading for cost optimization without design revision.
Availability
UPD78F0513AGAA2-GAM-E2-G is available at Aetrix Electronics and suitable for industrial sensor nodes, brushless DC motor controllers, smart power outlets, and programmable logic relays requiring stable component supply across multi-year production cycles.
Supply support for UPD78F0513AGAA2-GAM-E2-G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The UPD78F0513AGAA2-GAM-E2-G belongs to the 78K0/KC2 product line, designed specifically for cost-effective, low-power embedded control in industrial equipment where deterministic real-time response and mixed-signal integration are essential.
FAQ
What is the maximum operating frequency of the UPD78F0513AGAA2-GAM-E2-G?
The UPD78F0513AGAA2-GAM-E2-G supports a maximum system clock frequency of 20 MHz when using an external crystal oscillator (X1) in the 1–20 MHz range. With the internal high-speed oscillator enabled, it runs at a fixed 8 MHz. The CPU instruction cycle ranges from 1 to 4 clock cycles depending on the instruction, enabling deterministic timing for real-time control tasks in the UPD78F0513AGAA2-GAM-E2-G.
Does the UPD78F0513AGAA2-GAM-E2-G include on-chip debug capability?
Yes, the UPD78F0513AGAA2-GAM-E2-G supports on-chip debugging via the FINE (Flash Intelligent Non-intrusive Emulation) interface using tools like the QB-MINI2 emulator. This allows full breakpoint control, register inspection, and flash programming without halting real-time peripheral operation-critical for validating timing-critical firmware during development of the UPD78F0513AGAA2-GAM-E2-G.
What is the ADC resolution and channel count supported by the UPD78F0513AGAA2-GAM-E2-G?
The UPD78F0513AGAA2-GAM-E2-G integrates a 10-bit successive-approximation ADC with 16 analog input channels (AN0–AN15). Conversion time is 1.2 μs per sample, and the ADC supports hardware triggering from TAU overflow, external pins, or software start-enabling precise, low-overhead sensor acquisition in applications built around the UPD78F0513AGAA2-GAM-E2-G.
Can the UPD78F0513AGAA2-GAM-E2-G operate from a single 5 V supply?
Yes, the UPD78F0513AGAA2-GAM-E2-G can operate from a single 5 V supply using its integrated voltage regulator (enabled via REGC pin). The regulator generates a stable 3.3 V core voltage, allowing safe 5 V I/O interfacing while maintaining optimal noise immunity and logic margin-making the UPD78F0513AGAA2-GAM-E2-G suitable for mixed-voltage industrial systems.
Is there built-in EEPROM emulation support in the UPD78F0513AGAA2-GAM-E2-G?
Yes, Renesas provides the EEPROM Emulation Library Type01 (document U18275E) for the UPD78F0513AGAA2-GAM-E2-G, enabling reliable parameter storage in flash memory with wear-leveling and error recovery. This eliminates the need for external EEPROM in applications such as calibration data retention or user configuration storage within the UPD78F0513AGAA2-GAM-E2-G.
UPD78F0513AGAA2-GAM-E2-G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- 78K0/Kx2
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- 78K/0
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- 3-Wire SIO, I2C, LINbus, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 41
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
UPD78F0513AGAA2-GAM-E2-G FAQ
1.How can I place an order for UPD78F0513AGAA2-GAM-E2-G through Aetrix?
Please submit a Request for Quotation (RFQ) for UPD78F0513AGAA2-GAM-E2-G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UPD78F0513AGAA2-GAM-E2-G reliable?
The price and inventory of UPD78F0513AGAA2-GAM-E2-G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UPD78F0513AGAA2-GAM-E2-G is usually 5 days.
3.What payment methods are accepted for UPD78F0513AGAA2-GAM-E2-G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UPD78F0513AGAA2-GAM-E2-G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UPD78F0513AGAA2-GAM-E2-G?
UPD78F0513AGAA2-GAM-E2-G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UPD78F0513AGAA2-GAM-E2-G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UPD78F0513AGAA2-GAM-E2-G?
For technical support, including UPD78F0513AGAA2-GAM-E2-G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UPD78F0513AGAA2-GAM-E2-G requirements.
6.How does Aetrix verify that UPD78F0513AGAA2-GAM-E2-G is sourced from the original manufacturer or authorized distributors?
All UPD78F0513AGAA2-GAM-E2-G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UPD78F0513AGAA2-GAM-E2-G meets industry standards.
7.What is the process for return or replacement of UPD78F0513AGAA2-GAM-E2-G?
All UPD78F0513AGAA2-GAM-E2-G units undergo pre-shipment inspection (PSI). If there is an issue with UPD78F0513AGAA2-GAM-E2-G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UPD78F0513AGAA2-GAM-E2-G part is unused and in its original packaging.
Return procedure for UPD78F0513AGAA2-GAM-E2-G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UPD78F0513AGAA2-GAM-E2-G Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

