Texas Instruments USBN9603-28M/NOPB
- Part No.:
- USBN9603-28M/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Controllers
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
USBN9603-28M/NOPB.pdf
- Description:
- IC CONTROLLER USB 28-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,999
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
USBN9603-28M/NOPB from National Semiconductor is a full-speed USB 1.1 node controller IC integrating transceiver, 3.3V regulator, Serial Interface Engine (SIE), seven endpoint FIFOs (1×8-byte control + 6×64-byte data), 8-bit parallel interface, and enhanced DMA support. It operates at 5V or 3.3V, uses a 24 MHz crystal, and targets embedded host-peripheral bridge applications in industrial controllers and legacy PC peripherals.
For engineers reviewing the USBN9603-28M/NOPB datasheet, USBN9603-28M/NOPB pinout, USBN9603-28M/NOPB application, or USBN9603-28M/NOPB equivalent, key selection criteria include its pin-to-pin compatibility with USBN9602-28M, non-multiplexed/multiplexed CPU interface modes, automatic DMA (ADMA) for bulk/ISO transfers, and integrated 3.3V transceiver supply regulation.
Technical Context
The USBN9603-28M/NOPB implements a complete USB 1.1-compliant Media Access Controller (MAC) and Physical Layer Interface (PHY), including NRZI decoding, bit stuffing/unstuffing, CRC generation/checking, and clock recovery from 48 MHz (doubled from 24 MHz XIN). Its SIE handles all USB protocol states-NodeReset, NodeSuspend, NodeResume-and generates ACK/NAK/STALL handshakes per endpoint configuration.
Endpoint Pipe Controller (EPC) manages seven dedicated pipes: one bidirectional control endpoint (EP0) and six unidirectional endpoints (three TX, three RX), each with independent FIFOs and status registers. The programmable interrupt output supports active-high, active-low, or open-drain signaling via Main Control Register (MCNTRL) configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| USB Compliance | USB Specification 1.0 and 1.1 full-speed (12 Mbps); no high-speed support |
| Endpoint Architecture | 7 endpoint pipes: EP0 (8-byte bidirectional control) + 3×64-byte TX + 3×64-byte RX FIFOs |
| Interface Modes | Non-multiplexed (MODE1-0=00) or multiplexed (Intel-compatible, MODE1-0=01) 8-bit parallel bus |
| DMA Support | Automatic DMA (ADMA) mode enables CPU-independent 64-byte packet transfers up to 16 KB per session |
| Oscillator Input | 24 MHz fundamental crystal on XIN/XOUT; internal PLL doubles to 48 MHz for SIE clock recovery |
| Power Supply | Single 5V or 3.3V VCC; integrated 3.3V regulator on V3.3 pin powers transceiver and external 1.5kΩ D+ pull-up |
| Reset Behavior | Hardware reset via active-low RESET pin; power-on reset stalls CLKOUT for 214 XIN cycles and clears all registers |
Pinout & Package
USBN9603-28M/NOPB is housed in a 28-pin SOIC package (suffix -28M), pin-to-pin compatible with USBN9602-28M. Package dimensions: 17.9 mm × 7.5 mm × 2.3 mm, standard JEDEC MS-013AC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Digital power supply input | Accepts 5V or 3.3V; powers digital logic and resets on voltage ramp |
| GND / AGND | Digital and analog ground | Separate AGND required for transceiver noise isolation; both must be connected |
| V3.3 | Transceiver 3.3V regulator output/input | Supplies internal transceiver and external D+ pull-up; requires 1 µF tantalum decoupling |
| XIN / XOUT | 24 MHz crystal oscillator terminals | Supports fundamental 24 MHz crystal (20 pF load); external clock may drive XIN only |
| CLKOUT | Programmable clock output | Default 4 MHz after reset; configurable via Clock Configuration Register (CCONF) |
| D+ / D− | USB differential data lines | Integrated transceiver; D+ requires 1.5 kΩ pull-up to V3.3 for full-speed enumeration |
| MODE1 / MODE0 | Interface mode select inputs | Hard-wired to GND/VCC: 00=non-multiplexed, 01=multiplexed, 10=MICROWIRE |
| CS / RD / WR | Parallel bus control signals | Active-low chip select, read strobe, write strobe; enable register access in parallel modes |
| A0 / D0–D7 | Address/data bus | A0 selects register address; D0–D7 carry data in non-multiplexed mode or AD0–AD7 in multiplexed mode |
| INTR / DRQ / DACK | DMA and interrupt control | Configurable INTR polarity; DRQ requests DMA service; DACK acknowledges DMA completion |
Key Features
| Feature | Design Value |
|---|---|
| Fully static HALT mode | Zero-current standby with asynchronous wake-up via USB bus events-enables bus-powered operation without external wake circuitry |
| Enhanced DMA engine | ADMA mode automates 64-byte packet transfers, eliminating CPU polling and reducing firmware overhead for bulk/isochronous traffic |
| Integrated 3.3V regulator | Eliminates need for external LDO; powers transceiver and D+ pull-up resistor-reduces BOM count and PCB area |
| Flexible microcontroller interface | Three-mode selection (non-mux/mux/MICROWIRE) allows direct connection to 8051, x86, or low-pin-count MCUs without glue logic |
| USB event detection | Dedicated registers (NFSR, MAEV, ALTEV) report NodeReset, NodeSuspend, NodeResume-enables deterministic state-machine response in real-time firmware |
Applications
| Industrial PLC I/O Module | Legacy Printer Controller |
|---|---|
Use Scenario: USB-connected remote I/O expansion for programmable logic controllers handling sensor inputs and actuator outputs. IC Role / Device Role / Timing Role: USB node controller managing bidirectional data flow between host PC and field devices via interrupt/bulk endpoints. Use Value: Integrated transceiver and 3.3V regulator reduce component count; ADMA offloads large configuration data transfers from main MCU. | Use Scenario: Retrofitting parallel-port printers with USB connectivity using minimal board space and legacy 8-bit microcontrollers. IC Role / Device Role / Timing Role: Full-speed USB peripheral controller translating USB packets into parallel printer commands via non-multiplexed interface. Use Value: Pin-to-pin compatibility with USBN9602-28M enables drop-in upgrade; built-in 24 MHz oscillator simplifies timing design. |
| Medical Device Data Logger | Embedded Test Equipment Interface |
Use Scenario: Portable diagnostic tool that logs patient vitals to a host PC via USB, requiring reliable isochronous streaming and low-power suspend. IC Role / Device Role / Timing Role: USB function controller handling isochronous audio/vital-data streams and control transfers for device configuration. Use Value: Dedicated 64-byte RX/TX FIFOs per endpoint ensure jitter-free streaming; HALT mode extends battery life during idle periods. | Use Scenario: Benchtop test instrument (e.g., multimeter, signal generator) providing USB-based remote control and measurement data upload. IC Role / Device Role / Timing Role: USB peripheral node enabling SCPI command execution and binary waveform transfer over bulk endpoints. Use Value: MICROWIRE interface option allows connection to resource-constrained microcontrollers lacking parallel buses; programmable INTR supports interrupt-driven command parsing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB node controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| USBN9604-28M/NOPB | Identical functionality and pinout; differs only in reset mechanism-USBN9604 includes hardware reset synchronization with DLL lock | No functional impact for most designs; USBN9604 preferred where precise CLKOUT phase stability after reset is critical | Select USBN9604-28M/NOPB if DLL-synchronized reset timing is required; otherwise USBN9603-28M/NOPB is fully interchangeable |
| ISP1181BD/NXP | USB 2.0 full-speed controller with larger 512-byte FIFOs, integrated PHY, and 32-bit host interface-not pin-compatible; requires different PCB layout and driver stack | Supports higher-bandwidth applications and modern OS drivers; lacks HALT mode and MICROWIRE interface | Choose ISP1181BD only for new designs needing USB 2.0 compliance or larger FIFO depth; not a drop-in replacement |
Compared with USBN9604-28M/NOPB, USBN9603-28M/NOPB offers identical feature set and pinout but omits DLL-synchronized reset-making it suitable for cost-sensitive, non-phase-critical applications. Versus ISP1181BD, USBN9603-28M/NOPB provides legacy compatibility and lower system-level integration effort despite smaller FIFOs and USB 1.1 limitation.
Availability
USBN9603-28M/NOPB is available at Aetrix Electronics and suitable for industrial PLC I/O modules, legacy printer controllers, medical data loggers, and embedded test equipment requiring stable component supply across long-lifecycle programs.
Supply support for USBN9603-28M/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
National Semiconductor was a U.S.-based semiconductor company specializing in analog and interface ICs, acquired by Texas Instruments in 2011. Its legacy USB controller portfolio remains widely deployed in industrial and embedded systems.
The USBN9603-28M/NOPB belongs to National's USB Node Controller product line, designed specifically for cost-effective, low-pin-count USB peripheral implementations in resource-constrained microcontroller systems.
FAQ
What USB specification versions does the USBN9603-28M/NOPB support?
The USBN9603-28M/NOPB supports USB Specification versions 1.0 and 1.1 at full speed (12 Mbps). It does not support USB 2.0 High-Speed (480 Mbps) or later revisions. Its Serial Interface Engine (SIE) implements all required protocol layers-including bit stuffing, CRC checking, and handshake generation-to ensure full compliance with USB 1.1 electrical and functional requirements. This makes USBN9603-28M/NOPB suitable for legacy and cost-sensitive peripheral designs where USB 2.0 bandwidth is unnecessary.
Is the USBN9603-28M/NOPB pin-to-pin compatible with the USBN9602-28M?
Yes, the USBN9603-28M/NOPB is explicitly documented as pin-to-pin compatible with the USBN9602-28M in standard package (-28M). This compatibility allows direct replacement in existing designs without PCB modification. The USBN9603-28M/NOPB improves upon the USBN9602-28M with enhanced DMA support, larger endpoint FIFOs (64 bytes vs. smaller prior allocation), and updated register mapping-while retaining identical pin functions, timing, and package footprint.
Does the USBN9603-28M/NOPB require an external crystal, and what are the specifications?
Yes, the USBN9603-28M/NOPB requires a 24 MHz fundamental-mode AT-cut crystal connected between XIN and XOUT pins. Recommended crystal parameters: 24 MHz ±2500 ppm tolerance, maximum series resistance 50 Ω, shunt capacitance ≤10 pF, and load capacitance 20 pF. External capacitors C1 and C2 (typically 15 pF each) must be used per the oscillator circuit in the datasheet. An external 24 MHz clock may alternatively drive XIN, with XOUT left unconnected.
How does the integrated 3.3V regulator on the USBN9603-28M/NOPB function?
The USBN9603-28M/NOPB's integrated 3.3V regulator outputs on the V3.3 pin and is powered from VCC (5V or 3.3V). It supplies regulated 3.3V to the internal USB transceiver and can also power the mandatory 1.5 kΩ D+ pull-up resistor. A 1 µF tantalum capacitor is required between V3.3 and AGND. The regulator may be disabled in software to allow operation in pure 3.3V systems where external regulation is already provided-ensuring flexibility across 5V and 3.3V host environments.
What interface modes does the USBN9603-28M/NOPB support, and how are they selected?
The USBN9603-28M/NOPB supports three interface modes selected by hard-wiring MODE1 and MODE0 pins: non-multiplexed parallel (00), multiplexed Intel-compatible parallel (01), and MICROWIRE serial (10). In non-multiplexed mode, A0 and D0–D7 operate as separate address/data lines; in multiplexed mode, AD0–AD7 carry time-multiplexed address/data with ALE strobe; MICROWIRE mode uses SK, SI, and SO for serial communication. Mode 11 is reserved and should not be used.
USBN9603-28M/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Programmable:
- Not Verified
- Protocol:
- USB
- Function:
- Controller
- Interface:
- Parallel
- Standards:
- USB 1.0 and 1.1
- Voltage - Supply:
- 3V ~ 5.5V
- Current - Supply:
- 30mA
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-SOIC
- Grade:
- -
- Qualification:
- -
USBN9603-28M/NOPB FAQ
1.How can I place an order for USBN9603-28M/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for USBN9603-28M/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for USBN9603-28M/NOPB reliable?
The price and inventory of USBN9603-28M/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for USBN9603-28M/NOPB is usually 5 days.
3.What payment methods are accepted for USBN9603-28M/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for USBN9603-28M/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for USBN9603-28M/NOPB?
USBN9603-28M/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your USBN9603-28M/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for USBN9603-28M/NOPB?
For technical support, including USBN9603-28M/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your USBN9603-28M/NOPB requirements.
6.How does Aetrix verify that USBN9603-28M/NOPB is sourced from the original manufacturer or authorized distributors?
All USBN9603-28M/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that USBN9603-28M/NOPB meets industry standards.
7.What is the process for return or replacement of USBN9603-28M/NOPB?
All USBN9603-28M/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with USBN9603-28M/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The USBN9603-28M/NOPB part is unused and in its original packaging.
Return procedure for USBN9603-28M/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
USBN9603-28M/NOPB Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

