STMicroelectronics VIPERGAN100TR
- Part No.:
- VIPERGAN100TR
- Manufacturer:
- STMicroelectronics
- Category:
- AC DC Converters, Offline Switches
- Package:
- 16-VFQFN, 15 Leads, Exposed Pad
- Datasheet:
-
VIPERGAN100TR.pdf
- Description:
- ADVANCED QUASI-RESONANT OFFLINE
- Quantity:
- Payment:

- Shipping:

Inventory:12,913
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VIPERGAN100TR from STMicroelectronics is a high-voltage quasi-resonant flyback controller integrating a 650 V E-mode GaN HEMT, embedded sense FET, and valley-synchronized ZVS gate driver. It delivers up to 100 W output power (European mains) with <30 mW standby consumption, dynamic blanking time, and auto-restart protections including OVP, iOVP, brown-in/out, and thermal shutdown. Used in fast-charger adapters requiring high efficiency and compact size.
For engineers reviewing the VIPERGAN100TR datasheet, VIPERGAN100TR pinout, VIPERGAN100TR application, or VIPERGAN100TR equivalent, key selection considerations include its integrated GaN switch voltage rating (650 V), QR valley-lock operation, adaptive burst-mode threshold (0.7 V on FB), feed-forward compensated OPP, and TB-pin configurable blanking/delay timing for universal input optimization.
Technical Context
The VIPERGAN100TR implements multi-mode QR control: heavy-load quasi-resonant valley switching, valley-skipping at medium load, frequency foldback at light load, and burst-mode below 0.7 V FB. Its ZCD block triggers GaN turn-on on negative-going edges ≥50 mV after arming ≥100 mV, with 163–220 ns leading-edge blanking and 2–3.4 µs force-turn-on delay.
It integrates a 6 V regulated DRV supply (5.7–6.3 V, ±0.2 V hysteresis), HV start-up generator (34.5–41 V start threshold, 0.4–0.9 mA charge current), and feed-forward compensation scaling αFF from 8.8–66 µA/mA based on FB voltage. All protections-including OVP (2.5 V threshold), iOVP (5 V), and OTP (140 °C)-operate in auto-restart mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Integrated Switch | 650 V E-mode GaN HEMT with 225–300 mΩ RDS(ON) at 25 °C, enabling ZVS at turn-on for reduced switching loss |
| Max Output Power | 100 W at 185–265 VAC with PFC front-end; 75 W universal 85–265 VAC - defines adapter size and heatsink requirements |
| Standby Consumption | <30 mW in adaptive burst-mode - meets EU CoC Tier 2 and DOE Level VI energy efficiency regulations |
| Quasi-Resonant Control | Valley-lock with dynamic blanking time (3.04–20 µs) and adjustable valley synchronization delay - ensures consistent ZVS across line/load |
| OVP Threshold | 2.5 V on FB pin (±0.125 V) - triggers immediate shutdown to protect secondary-side components from overvoltage stress |
| Thermal Shutdown | 140 °C junction temperature (guaranteed), 2 s restart delay - prevents permanent damage during sustained overload or poor heatsinking |
| Start-up Voltage | 34.5–41 V on HV pin depending on RHV (10–20 MΩ) - enables direct connection to rectified mains without auxiliary winding dependency |
Pinout & Package
Package: PowerSO-36 (exposed pad), thermally enhanced 16-pin surface-mount package with integrated EP connected to GND for noise immunity and thermal dissipation (RTH-JEP = 1.5 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,2,3,4, GND | Ground reference | Common return path for all internal circuits and external decoupling capacitors; must be low-impedance plane |
| 5 BR | Brown-in/out sensing | Detects input AC presence (0.5 V threshold); requires 10 nF capacitor to GND - sets power-on/off hysteresis |
| 6 iOVP | Input overvoltage protection | Shuts down IC if line exceeds 5 V equivalent (4.75–5.25 V threshold); tied to BR if unused |
| 7 N.A. | Internal die pad tie | Mechanically connected to controller die; must be soldered to GND for EMI suppression and thermal conduction |
| 8 HV | High-voltage start-up | Connects via 10–30 MΩ resistor to rectified mains; charges VDD through internal generator until VDD-ON (15 V) |
| 9 TB | Blanking & valley sync | Adjusts blanking time (proportional to line) and turn-on delay (via aux-winding divider) - critical for ZVS optimization |
| 10 FB | Feedback input | Optocoupler interface; 0.7 V triggers burst-mode, 1.15 V reduces frequency, 3.0 V saturates current limit - primary loop control node |
| 11 ZCD | Zero-current detection | Senses transformer demagnetization via aux winding; triggers GaN turn-on on 50–70 mV negative edge - enables QR operation |
| 12 VDD | Controller supply | 9–23 V operating range; powers logic and internal regulators; requires 100 nF ceramic + bulk electrolytic capacitor |
| 13 DRV | GaN driver supply | Internally regulated 6 V ±0.3 V; supplies gate drive; requires 1 µF low-ESR/ESL ceramic capacitor to GND |
| 15,16 DRAIN | GaN drain terminals | Carry full primary current and 650 V blocking; parallel pins reduce conduction loss and improve thermal spreading |
| EP | Exposed pad | Electrically and thermally connected to internal die substrate; mandatory GND connection for noise immunity and thermal performance |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic blanking time | Adjustable 3–20 µs blanking window via TB pin - suppresses false ZCD triggering during leakage ringing while preserving ZVS |
| Valley synchronization delay | Configurable 197 ns–1.1 µs turn-on delay after demagnetization - ensures precise alignment with lowest drain voltage valley |
| Adaptive burst-mode | Enters at FB ≤ 0.7 V with 60 mV hysteresis - eliminates audible noise and minimizes no-load losses below 30 mW |
| Feed-forward OPP compensation | αFF gain of 44–66 µA/mA above 1.2 V FB - stabilizes peak power across 85–265 VAC input without secondary sensing |
| Auto-restart protection suite | OVP, iOVP, brown-in/out, OCP_LEB, OTP, and short-circuit - all recover automatically after fault clearance, reducing system complexity |
Applications
| Fast Battery Chargers | USB PD Adapters |
|---|---|
|
Use Scenario: 65 W USB PD 3.0 charger for laptops, operating 85–265 VAC input with 20 V/3.25 A output. IC Role / Device Role / Timing Role: Primary-side QR controller with integrated GaN switch and ZVS valley-lock - manages flyback regulation, timing, and protection without opto feedback compensation. Use Value: Enables >94% efficiency at full load and <30 mW no-load consumption, meeting IEC 62368-1 safety and CoC Tier 2 efficiency mandates. |
Use Scenario: Compact 45 W dual-port USB-C wall adapter with independent 5 V/3 A and 9 V/3 A outputs. IC Role / Device Role / Timing Role: Single-chip QR flyback controller with embedded 650 V GaN - handles primary-side regulation, multi-mode frequency control, and coordinated protection. Use Value: Eliminates external MOSFET and driver, reduces BOM count by 7 parts, and achieves 12 mm × 12 mm PCB footprint at 100 kHz typical switching. |
| Auxiliary Power Supplies | Smart Home Lighting Drivers |
|
Use Scenario: 15 W isolated auxiliary supply for PLC I/O modules, powered from 3-phase 400 VAC industrial bus. IC Role / Device Role / Timing Role: High-voltage offline QR controller - provides stable 12 V/1.25 A output with brown-in/out and iOVP for grid transients. Use Value: Withstands 850 V transient drain spikes and maintains regulation during 100 ms brown-out events, ensuring continuous PLC operation. |
Use Scenario: Dimmable LED driver for smart ceiling fixtures, accepting 120/230 VAC and delivering 48 V/0.7 A constant current. IC Role / Device Role / Timing Role: Quasi-resonant flyback controller with valley-skipping and frequency foldback - regulates output under TRIAC dimmer phase-cut waveforms. Use Value: Maintains flicker-free dimming down to 1% using adaptive blanking and burst-mode, with EMI suppressed via 10 kHz frequency jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quasi-resonant flyback controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ICE5QSBG | 650 V CoolMOS-based QR controller (no integrated GaN); requires external gate driver and sense FET | Lacks integrated GaN and DRV regulator; needs discrete 6 V LDO and current-sense resistor | Preferred when GaN cost sensitivity outweighs board space savings and ZVS assurance |
| INN3379C-H302 | 750 V InnoSwitch3-EP IC with integrated primary switch, secondary-side sensing, and FluxLink isolation | Uses secondary-side regulation with shunt regulator; no optocoupler required but lacks TB/ZCD configurability | Chosen for highest safety isolation and tighter CV/CC regulation where primary-side control flexibility is secondary |
Compared with ICE5QSBG and INN3379C-H302, VIPERGAN100TR uniquely combines integrated 650 V GaN, programmable valley synchronization via TB pin, and feed-forward OPP - offering superior ZVS consistency across universal input and simplified layout versus discrete solutions.
Availability
VIPERGAN100TR is available at Aetrix Electronics and suitable for fast battery chargers, USB PD adapters, and industrial auxiliary power supplies requiring stable component supply, long-term lifecycle support, and GaN-enabled efficiency.
Supply support for VIPERGAN100TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
VIPERGAN100TR belongs to ST's VIPer™ high-voltage AC-DC converter family, engineered specifically for compact, high-efficiency offline power supplies leveraging wide-bandgap integration to replace traditional silicon-based QR controllers and discrete GaN drivers.
FAQ
What is the minimum recommended value for the HV start-up resistor?
The HV start-up resistor (RHV) must be between 10 MΩ and 30 MΩ per datasheet DS14000 Rev 2. A 10 MΩ value ensures reliable startup at low input voltages (e.g., 85 VAC), while higher values minimize residual consumption. Values below 10 MΩ risk exceeding the 100 µA IHV limit and may cause thermal overstress during prolonged startup attempts.
How does the TB pin affect valley synchronization in light-load conditions?
The TB pin sets both dynamic blanking time and valley synchronization delay. At light load, a voltage divider from the auxiliary winding to TB adjusts the turn-on delay after demagnetization, ensuring GaN activation precisely at the lowest drain voltage valley - maintaining ZVS even as switching frequency drops into burst-mode, thereby sustaining efficiency and minimizing EMI.
Can VIPERGAN100TR operate without an optocoupler?
No - VIPERGAN100TR requires an optocoupler connected to the FB pin for closed-loop regulation. The FB pin senses reflected output voltage and controls peak current; removing the optocoupler disables regulation and triggers burst-mode or latch-off depending on feedback level. Secondary-side sensing or digital communication interfaces are not supported.
What is the purpose of the N.A. pin (Pin 7) and the exposed pad (EP)?
Pin 7 (N.A.) is internally bonded to the controller die pad and must be soldered to GND for electromagnetic noise immunity and thermal conduction. The EP serves the same mechanical and electrical function - both connections lower RTH-JEP to 1.5 °C/W and prevent coupling of high dv/dt switching noise into sensitive analog blocks like ZCD and FB.
VIPERGAN100TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN, 15 Leads, Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Isolation:
- Isolated
- Internal Switch(s):
- Yes
- Voltage - Breakdown:
- 650V
- Topology:
- Forward, Secondary Side SR
- Voltage - Start Up:
- 15 V
- Voltage - Supply (Vcc/Vdd):
- 9V ~ 23V
- Duty Cycle:
- 50%
- Frequency - Switching:
- 240kHz
- Power (Watts):
- 75 W
- Fault Protection:
- Current Limiting, Over Load, Over Temperature, Over Voltage, Short Circuit, UVLO
- Control Features:
- Soft Start
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-QFN (5x6)
- Mounting Type:
- Surface Mount
VIPERGAN100TR FAQ
1.How can I place an order for VIPERGAN100TR through Aetrix?
Please submit a Request for Quotation (RFQ) for VIPERGAN100TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VIPERGAN100TR reliable?
The price and inventory of VIPERGAN100TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VIPERGAN100TR is usually 5 days.
3.What payment methods are accepted for VIPERGAN100TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VIPERGAN100TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VIPERGAN100TR?
VIPERGAN100TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VIPERGAN100TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VIPERGAN100TR?
For technical support, including VIPERGAN100TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VIPERGAN100TR requirements.
6.How does Aetrix verify that VIPERGAN100TR is sourced from the original manufacturer or authorized distributors?
All VIPERGAN100TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VIPERGAN100TR meets industry standards.
7.What is the process for return or replacement of VIPERGAN100TR?
All VIPERGAN100TR units undergo pre-shipment inspection (PSI). If there is an issue with VIPERGAN100TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VIPERGAN100TR part is unused and in its original packaging.
Return procedure for VIPERGAN100TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VIPERGAN100TR Tags

-
LNK6407D-TL
Power Integrations

-
LNK3204D-TL
Power Integrations

-
SR10LG-G
Microchip Technology

-
TNY285DG-TL
Power Integrations

-
LNK304DN-TL
Power Integrations

-
TNY285KG-TL
Power Integrations

-
LNK3206D-TL
Power Integrations

-
LNK623DG-TL
Power Integrations
-
TNY286PG
Power Integrations

-
LNK624DG-TL
Power Integrations

-
LNK604DG-TL
Power Integrations

-
UCC28704DBVR-1
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

