Winbond Electronics Corporation W25N04KWZEIR TR
- Part No.:
- W25N04KWZEIR TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25N04KWZEIR TR.pdf
- Description:
- IC FLASH 4GBIT SPI/QUAD 8WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,839
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25N04KWZEIR TR from Winbond is a 1.8V SLC QspiNAND Flash memory IC with 4G-bit (512MB) capacity, organized as 262,144 × 2,048-byte pages and 4,096 × 128KB erasable blocks. It supports Standard/Dual/Quad SPI interfaces up to 104MHz clock (416MHz equivalent Quad I/O), delivers 50MB/s sequential read throughput, and integrates on-chip 8-bit ECC for NAND array integrity. It is used in embedded boot storage, firmware code shadowing, and XIP-capable microcontroller systems.
For engineers reviewing the W25N04KWZEIR TR datasheet, W25N04KWZEIR TR pinout, W25N04KWZEIR TR application, or W25N04KWZEIR TR equivalent, key selection considerations include 1.7–1.95V supply compatibility, dual/quad SPI command set support, buffer vs. sequential read mode configuration (BUF bit), ECC enable control (ECC-E), and hardware write protection behavior dependent on WP-E bit setting.
Technical Context
The W25N04KWZEIR TR implements a QspiNAND architecture that merges SPI serial interface simplicity with NAND flash density-enabling direct execution (XIP) and efficient large-block sequential access. Its dual-mode read operation (Buffer Read with BUF=1, Sequential Read with BUF=0) allows optimized data streaming or random page access.
It features three volatile status registers (SR-1 to SR-3) and extended ECC registers (BFD, BFS, BFR, MBF/MFS) for real-time bit-flip monitoring and failure reporting. Write protection is configurable via software (BP bits + WP-E) or hardware (WP-E=1 + /WP grounded), with OTP-lockable register bits for permanent security settings.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Capacity | 4G-bit (512MB), organized as 262,144 pages × 2,048 bytes, 4,096 blocks × 128KB |
| Supply Voltage | 1.70V to 1.95V - enables low-power operation in battery-backed or energy-constrained systems |
| Max Clock Frequency | 104MHz SPI; supports 208MHz (Dual I/O) and 416MHz (Quad I/O) effective throughput |
| Sequential Read Rate | 50MB/s - enables fast firmware loading or media streaming without external buffering |
| Erase/Program Endurance | 60,000 cycles - suitable for field-upgradable firmware with moderate update frequency |
| Data Retention | 10 years at +85°C - validated for industrial temperature deployments |
| On-Chip ECC | 8-bit correction per 512-byte sector - reduces host-side error handling complexity and improves system reliability |
Pinout & Package
W25N04KWZEIR TR is packaged in an 8-pad WSON 8×6-mm (JEDEC MO-252, package code ZE), with exposed pad for thermal dissipation. Pin assignments are fully defined per Figure 1 of the datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO and standby current (20µA) when deasserted |
| DI (IO0) | Serial Data Input / Quad I/O 0 | Input for Standard/Dual SPI; bidirectional for Quad SPI instructions |
| DO (IO1) | Serial Data Output / Quad I/O 1 | Output for Standard SPI; bidirectional for Dual/Quad SPI; high-Z during /HOLD |
| /WP (IO2) | Write Protect Input / Quad I/O 2 | Hardware lock for Status Register when WP-E=1; otherwise functions as IO2 in Quad mode |
| /HOLD (IO3) | Hold Input / Quad I/O 3 | Pauses Standard/Dual SPI transfers; becomes IO3 in Quad mode - must be pulled high externally |
| CLK | Serial Clock Input | Drives all SPI timing; rising edge for input, falling edge for output sampling |
| VCC | Power Supply | 1.7–1.95V supply; powers internal charge pump for program/erase operations |
| GND | Ground Reference | Return path for all I/O and core logic; critical for signal integrity in high-speed Quad I/O |
Key Features
| Feature | Design Value |
|---|---|
| Buffer Read & Sequential Read Mode | Selectable via BUF bit (SR-2[7]); enables single-command full-array streaming (BUF=0) or page-aligned random access (BUF=1) |
| Configurable ECC Enable | ECC-E bit (SR-2[6]) controls on-chip 8-bit ECC activation - required for reliable SLC NAND operation without host ECC overhead |
| Hardware + Software Write Protection | WP-E bit selects between software-controlled BP bits (WP-E=0) and full-device hardware lock (WP-E=1 with /WP grounded) |
| OTP Configuration Pages | Ten 2KB one-time-programmable pages store immutable firmware parameters, keys, or calibration data |
| Unique ID & Parameter Page | Factory-programmed 64-bit Unique ID and standardized parameter page simplify device authentication and configuration management |
Applications
| Industrial HMI Boot Storage | Edge AI Sensor Node Firmware |
|---|---|
Use Scenario: Human-machine interface controller boots Linux kernel and rootfs from flash after cold power-on. IC Role / Device Role / Timing Role: Primary non-volatile boot medium with XIP-capable Quad SPI interface for fast kernel decompression and execution. Use Value: 50MB/s sequential read and 104MHz Quad I/O reduce boot time by >35% versus legacy SPI NOR; 10-year retention ensures field longevity without refresh. |
Use Scenario: Low-power edge sensor node stores firmware updates and calibrated sensor profiles across multi-year deployments. IC Role / Device Role / Timing Role: Field-upgradable firmware repository with ECC-protected storage and OTP pages for immutable calibration constants. Use Value: 60,000 program/erase cycles and 2µA deep power-down current extend battery life; on-chip 8-bit ECC eliminates need for host-side error correction logic. |
| Medical Diagnostic Device Log Storage | Automotive ADAS Camera Module |
Use Scenario: Portable ultrasound unit records diagnostic session logs and image thumbnails to local flash for offline review. IC Role / Device Role / Timing Role: High-reliability data logger using sequential read mode for burst log writes and buffered reads during playback. Use Value: 128KB uniform block erase enables deterministic log rotation; -40°C to +105°C industrial Plus Grade support meets medical environmental requirements. |
Use Scenario: Automotive camera ECU stores firmware, calibration maps, and short-duration video buffers for driver assistance features. IC Role / Device Role / Timing Role: Dual-function storage: boot firmware (XIP) and runtime parameter cache with hardware write protection against corruption. Use Value: Hardware /WP lock (WP-E=1) prevents accidental firmware overwrite during CAN bus faults; TFBGA-compatible ZE package fits tight automotive PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar QspiNAND flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| W25N02KVZEIR TR | 2G-bit capacity, identical 8-pad WSON package, same 1.8V supply and Quad SPI command set | Lower density suits cost-sensitive designs with <256MB firmware + logs | Select when total image size and field log volume fit within 256MB and BOM cost reduction is prioritized |
| GD5F4GQ4UCYIGR | 4G-bit Toggle NAND with ONFI-like interface; requires dedicated NAND controller, no native SPI support | Requires external SPI-to-NAND bridge or SoC with NAND controller - increases design complexity | Choose only if existing platform already uses Toggle NAND infrastructure and SPI-native QspiNAND integration is not feasible |
Compared with W25N04KWZEIR TR, the W25N02KVZEIR TR offers identical interface and reliability at half capacity for tighter BOM budgets, while GD5F4GQ4UCYIGR demands controller-level redesign and forfeits SPI simplicity - making W25N04KWZEIR TR the optimal balance of density, ease of integration, and industrial robustness.
Availability
W25N04KWZEIR TR is available at Aetrix Electronics and suitable for industrial HMI boot storage, edge AI sensor node firmware, and medical diagnostic device log storage requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for W25N04KWZEIR TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based global semiconductor manufacturer specializing in specialty memory solutions, including SPI NOR/NAND, mobile DRAM, and code storage flash.
The W25N QspiNAND product line was designed to replace parallel NAND and legacy SPI NOR in space-constrained, low-pin-count embedded systems - delivering NAND density with SPI simplicity and XIP capability.
FAQ
What is the operating voltage range for W25N04KWZEIR TR?
The W25N04KWZEIR TR operates from 1.70V to 1.95V. This narrow 1.8V nominal range enables ultra-low-power operation and compatibility with modern low-voltage SoCs and PMICs. Operation outside this range may cause functional failure or reduced endurance. The device draws only 25mA active current and 2µA in deep power-down mode, making it suitable for battery-powered applications where W25N04KWZEIR TR voltage tolerance and current efficiency are critical.
Does W25N04KWZEIR TR support execute-in-place (XIP) functionality?
Yes, W25N04KWZEIR TR supports XIP via Dual and Quad SPI Fast Read instructions (e.g., 3Bh, 6Bh, EBh), enabling microcontrollers to execute code directly from flash without copying to RAM. This capability relies on the device's 104MHz clock support and low-latency sequential read mode (BUF=0). W25N04KWZEIR TR's 50MB/s throughput and uniform 128KB block structure further optimize XIP performance for real-time embedded applications.
How does hardware write protection work on W25N04KWZEIR TR?
Hardware write protection on W25N04KWZEIR TR is activated by setting the WP-E bit (SR-2[5]) to 1 and grounding the /WP pin. When enabled, all program, erase, and register-write operations are disabled - rendering the entire device read-only, including OTP pages and status registers. This mode disables Quad SPI read commands as well. W25N04KWZEIR TR's hardware lock provides tamper-resistant firmware protection independent of software state, critical for safety-critical deployments.
What is the purpose of the BUF bit in W25N04KWZEIR TR's configuration register?
The BUF bit (SR-2[7]) in W25N04KWZEIR TR selects between Buffer Read mode (BUF=1, default) and Sequential Read mode (BUF=0). In Buffer Read mode, each Read Data (03h) command accesses one 2,048-byte page. In Sequential Read mode, a single command streams the entire memory array continuously - enabling high-throughput firmware loading or media playback. W25N04KWZEIR TR's 50MB/s rate is only achievable in Sequential Read mode with Quad I/O instructions.
Can W25N04KWZEIR TR be used in automotive applications?
W25N04KWZEIR TR is qualified for industrial Plus Grade (-40°C to +105°C), meeting AEC-Q100 stress test requirements for ambient temperature in many automotive subsystems such as ADAS camera modules and infotainment head units. While not AEC-Q100 certified out-of-box, its 10-year data retention at +105°C, 60,000 endurance cycles, and hardware write protection make W25N04KWZEIR TR a proven choice for non-safety-critical automotive storage where qualification support is available through Winbond's automotive program.
W25N04KWZEIR TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NAND (SLC)
- Memory Size:
- 4Gbit
- Memory Organization:
- 512M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 700µs
- Access Time:
- 8 ns
- Voltage - Supply:
- 1.7V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25N04KWZEIR TR FAQ
1.How can I place an order for W25N04KWZEIR TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25N04KWZEIR TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25N04KWZEIR TR reliable?
The price and inventory of W25N04KWZEIR TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25N04KWZEIR TR is usually 5 days.
3.What payment methods are accepted for W25N04KWZEIR TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25N04KWZEIR TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25N04KWZEIR TR?
W25N04KWZEIR TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25N04KWZEIR TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25N04KWZEIR TR?
For technical support, including W25N04KWZEIR TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25N04KWZEIR TR requirements.
6.How does Aetrix verify that W25N04KWZEIR TR is sourced from the original manufacturer or authorized distributors?
All W25N04KWZEIR TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25N04KWZEIR TR meets industry standards.
7.What is the process for return or replacement of W25N04KWZEIR TR?
All W25N04KWZEIR TR units undergo pre-shipment inspection (PSI). If there is an issue with W25N04KWZEIR TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25N04KWZEIR TR part is unused and in its original packaging.
Return procedure for W25N04KWZEIR TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25N04KWZEIR TR Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

