My Inquiry
My Account
Winbond Electronics Corporation W25Q128BVEIG
- Part No.:
- W25Q128BVEIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128BVEIG.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:4,780
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128BVEIG from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Standard, Dual, and Quad SPI interfaces with up to 104 MHz clock rate, 4KB uniform sector architecture, and 1µA power-down current. It enables execute-in-place (XIP) code execution, firmware storage, and parameter retention in space-constrained embedded systems.
For engineers reviewing the W25Q128BVEIG datasheet, W25Q128BVEIG pinout, W25Q128BVEIG application, or W25Q128BVEIG equivalent, key selection criteria include Quad SPI support with QE bit configuration, hardware write protection via /WP and /HOLD pins, 4KB sector erase granularity, and compatibility with industrial temperature range (-40°C to +85°C) designs.
Technical Context
The W25Q128BVEIG implements a SPI command set compliant with JEDEC JESD216 SFDP standard, supports Mode 0/3 clock polarity, and uses a non-volatile Quad Enable (QE) bit in Status Register-2 to activate IO2 (/WP) and IO3 (/HOLD) for Quad I/O operation. Its internal architecture includes a 256-byte page buffer, 4,096 erasable 4KB sectors, and three 256-byte security registers with OTP locks.
It features dual-mode write protection: hardware-based via active-low /WP pin (disabled during Quad SPI), and software-configurable via status register bits (BP2–BP0, TB, SEC, CMP, SRP0/SRP1). Erase/program suspend/resume functionality allows interruption of long operations without data loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte programmable pages |
| SPI Interface Modes | Standard (4-wire), Dual Output/I/O (5-wire), Quad Output/I/O (6-wire); QE bit required for Quad |
| Max Clock Frequency | 104 MHz for Standard/Dual SPI; 70 MHz for Quad SPI (enabling 280 MHz effective throughput) |
| Erase Granularity | Uniform 4KB sectors (4,096 total), 32KB blocks (256 total), 64KB blocks (256 total), full-chip erase |
| Write Endurance & Retention | 100,000 program/erase cycles minimum; 20-year data retention at +85°C |
| Supply Voltage | 2.7 V to 3.6 V single supply; 4 mA typical active current, <1 µA power-down current |
| Operating Temperature | -40°C to +85°C industrial grade; validated across full voltage and timing margins |
| Security Features | 64-bit unique serial number, SFDP register, three 256-byte security registers with OTP lock capability |
Pinout & Package
W25Q128BVEIG is packaged in an 8-pad WSON 8×6 mm (Package Code E), with exposed pad for thermal dissipation and RoHS-compliant matte tin finish.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO output and standby current when high |
| 2 DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional IO1 in Dual/Quad SPI |
| 3 /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware write lock for status register; becomes IO2 when QE=1 (Quad mode) |
| 4 GND | Ground Reference | Primary return path for all I/O and core logic; connects to exposed pad |
| 5 DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional IO0 in Dual/Quad SPI |
| 6 CLK | Serial Clock Input | Edge-triggered timing source for all SPI transfers; supports Mode 0 and Mode 3 |
| 7 /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses ongoing SPI transfer while /CS remains low; becomes IO3 when QE=1 |
| 8 VCC | Power Supply | 2.7–3.6 V core and I/O supply; decoupling capacitor required per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI XIP Support | Enables true execute-in-place from flash using Fast Read Quad I/O (EBh), reducing RAM footprint and boot latency |
| 4KB Uniform Sector Architecture | Allows fine-grained firmware updates and parameter storage without erasing unrelated code regions |
| Erase/Program Suspend & Resume | Permits interruption of long erase/program cycles (e.g., by MCU interrupt) and safe resumption without corruption |
| Hardware + Software Write Protection | Combines /WP pin control with configurable BP/TB/SEC bits to protect boot code, calibration data, or security keys |
| JEDEC SFDP Compliance | Provides standardized, discoverable parameters (timing, density, erase sizes) for automated toolchain integration |
| 64-Bit Unique Serial Number | Enables device-level traceability, secure provisioning, and anti-cloning in certified IoT and industrial deployments |
Applications
| Industrial HMI Firmware Storage | Automotive ADAS Boot Image |
|---|---|
|
Use Scenario: Storing GUI assets, firmware binaries, and configuration profiles in panel-mounted HMIs with limited PCB area. IC Role / Device Role / Timing Role: Primary non-volatile code and asset storage with Quad SPI XIP capability to reduce external RAM requirements. Use Value: 4KB sector erase enables over-the-air partial updates without disrupting operational UI modules or calibration data. |
Use Scenario: Holding boot firmware and sensor fusion algorithms for camera/radar ECUs requiring AEC-Q100 alignment. IC Role / Device Role / Timing Role: Secure, fast-read boot memory interfaced to ARM Cortex-R5/R7 cores via Quad SPI bus. Use Value: 104 MHz Dual SPI and 70 MHz Quad SPI support deterministic boot timing under ASIL-B constraints. |
| Medical Device Parameter Logging | Smart Meter Firmware & Tariff Tables |
|
Use Scenario: Recording calibration coefficients, usage logs, and audit trails in portable diagnostic equipment. IC Role / Device Role / Timing Role: High-reliability parameter storage with hardware /WP pin lock and 20-year data retention. Use Value: Three OTP-locked security registers store cryptographic keys and device-specific identifiers resistant to field reprogramming. |
Use Scenario: Hosting firmware, tariff schedules, and tamper-event logs in utility-grade electricity meters. IC Role / Device Role / Timing Role: Industrial-grade flash with -40°C to +85°C operation and JEDEC ID verification for field replacement. Use Value: SFDP register enables automatic detection of erase block size and timing parameters during meter firmware upgrade. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128M-bit, 104 MHz max clock, same 8-pin WSON package, but lacks Quad SPI I/O (IO2/IO3) and SFDP register | Suitable for Standard/Dual SPI only; no XIP optimization or automated parameter discovery | Select when Quad SPI and SFDP are not required; lower cost where interface simplicity is prioritized |
| S25FL128SAGMFV001 | 128M-bit, 80 MHz Quad SPI, 2.7–3.6 V, supports Octal DTR mode; larger 16-pin SOIC or 24-ball BGA packages only | Requires PCB redesign for pin count and layout; adds DTR capability but increases complexity | Choose for higher bandwidth needs beyond 280 Mbps or when migrating to Cypress-compatible toolchains |
Compared with W25Q128BVEIG, MX25L12833FZC-10G omits Quad I/O and SFDP-limiting XIP efficiency and auto-configuration-while S25FL128SAGMFV001 offers higher bandwidth but mandates larger packaging and lacks pin compatibility.
Availability
W25Q128BVEIG is available at Aetrix Electronics and suitable for industrial HMI firmware storage, automotive ADAS boot image loading, and medical device parameter logging requiring stable component supply across extended lifecycle programs.
Supply support for W25Q128BVEIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial flash, mobile DRAM, and code storage products for embedded and industrial markets.
The W25Q series targets high-performance, space-constrained applications requiring reliable code storage, XIP execution, and robust data integrity-designed specifically for microcontroller-based systems with SPI host interfaces.
FAQ
What is the maximum supported SPI clock frequency for W25Q128BVEIG in Quad SPI mode?
The W25Q128BVEIG supports up to 70 MHz clock frequency in Quad SPI mode, enabling up to 280 Mbps effective throughput using Fast Read Quad I/O (EBh) instructions. This requires the Quad Enable (QE) bit in Status Register-2 to be set to '1', and proper signal integrity design per Winbond's layout guidelines for 70 MHz operation.
Does W25Q128BVEIG support execute-in-place (XIP) operation?
Yes, W25Q128BVEIG supports true XIP via its Continuous Read Mode and Fast Read Quad I/O (EBh) instruction, allowing microcontrollers to execute code directly from flash without copying to RAM. The 8-clock instruction overhead and uniform 4KB sectors minimize latency and fragmentation during runtime code fetches.
How is hardware write protection implemented on W25Q128BVEIG?
W25Q128BVEIG implements hardware write protection using the active-low /WP pin, which locks writes to the status register when asserted. This function is only available in Standard and Dual SPI modes; in Quad SPI mode, /WP is repurposed as IO2 and hardware protection must rely on software-configured BP/TB/SEC bits instead.
What package type does W25Q128BVEIG use, and is it RoHS-compliant?
W25Q128BVEIG uses the 8-pad WSON 8×6 mm package (Package Code E) with exposed thermal pad and matte tin finish. It is fully RoHS-compliant and meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) requirements, with floor life of 168 hours at ≤30°C/60% RH.
Can W25Q128BVEIG be used in automotive applications?
W25Q128BVEIG is rated for industrial temperature (-40°C to +85°C) and is widely deployed in automotive ADAS ECUs for boot image storage. While not AEC-Q100 qualified itself, it meets functional requirements for non-safety-critical firmware storage when paired with appropriate system-level validation and redundancy mechanisms.
W25Q128BVEIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25Q128BVEIG FAQ
1.How can I place an order for W25Q128BVEIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128BVEIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128BVEIG reliable?
The price and inventory of W25Q128BVEIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128BVEIG is usually 5 days.
3.What payment methods are accepted for W25Q128BVEIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128BVEIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128BVEIG?
W25Q128BVEIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128BVEIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128BVEIG?
For technical support, including W25Q128BVEIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128BVEIG requirements.
6.How does Aetrix verify that W25Q128BVEIG is sourced from the original manufacturer or authorized distributors?
All W25Q128BVEIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128BVEIG meets industry standards.
7.What is the process for return or replacement of W25Q128BVEIG?
All W25Q128BVEIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128BVEIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128BVEIG part is unused and in its original packaging.
Return procedure for W25Q128BVEIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128BVEIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
