My Inquiry
My Account
Winbond Electronics Corporation W25Q128BVEJG
- Part No.:
- W25Q128BVEJG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128BVEJG.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:3,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128BVEJG from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Standard, Dual, and Quad SPI interfaces with up to 104MHz clock frequency, 4KB uniform sector architecture, and true execute-in-place (XIP) capability for embedded code storage. It operates from 2.7V to 3.6V, draws only 4mA active current and <1µA in power-down mode, and is used in microcontroller boot code storage, firmware updates, and parameter retention in industrial controllers.
For engineers reviewing the W25Q128BVEJG datasheet, W25Q128BVEJG pinout, W25Q128BVEJG application, or W25Q128BVEJG equivalent, key selection criteria include Quad SPI timing compliance (QE bit enablement), 4KB sector erase granularity, hardware write protection via /WP pin, and compatibility with JEDEC SFDP register discovery for automatic configuration.
Technical Context
The W25Q128BVEJG implements a SPI command set compliant with Mode 0 and Mode 3 clock polarity/idle states, supports dual- and quad-I/O protocols using IO0–IO3 bidirectional pins, and requires non-volatile Quad Enable (QE) bit setting in Status Register-2 to activate Quad SPI functionality. Its internal architecture includes a 256-byte page buffer, 4,096 erasable 4KB sectors, and 256 erasable 64KB blocks.
It features programmable block protection (BP2–BP0, TB, SEC, CMP), volatile/non-volatile status register bits, 64-bit unique serial number per device, and three 256-byte security registers with OTP lock capability. Erase/program suspend/resume functions allow interruptible operations without data loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - supports full firmware images for mid-tier MCUs without external memory expansion. |
| Page Size | 256 bytes - enables fine-grained programming aligned with typical MCU cache line or DMA burst sizes. |
| Sector Size | 4 KB uniform - allows independent firmware partitioning (e.g., bootloader, app, config) with no erase overlap risk. |
| Max SPI Clock | 104 MHz (Standard/Dual), 70 MHz (Quad) - delivers up to 35 MB/s continuous read throughput for XIP performance. |
| Write/Erase Endurance | 100,000 cycles - ensures reliable field-upgrade capability over product lifetime in industrial deployments. |
| Data Retention | 20 years - meets long-term archival requirements for medical, energy metering, and infrastructure equipment. |
| Supply Voltage | 2.7 V to 3.6 V - compatible with standard 3.3 V logic rails and brown-out tolerant across wide temperature range. |
| Operating Temp | −40°C to +85°C - qualified for industrial-grade operation without derating or thermal management overhead. |
Pinout & Package
W25Q128BVEJG is packaged in an 8-pad WSON 8×6 mm (Package Code E), with exposed pad for thermal dissipation and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable signal; must transition high→low after power-up before instruction acceptance. |
| DO (IO1) | Data Output / Bidirectional I/O1 | Unidirectional output in Standard SPI; bidirectional in Dual/Quad SPI; high-impedance when /CS high or /HOLD active. |
| /WP (IO2) | Write Protect Input / Bidirectional I/O2 | Hardware lock for status register writes; repurposed as IO2 in Quad SPI when QE=1. |
| GND | Ground Reference | Primary return path for all I/O and core logic; requires low-impedance connection to minimize noise coupling. |
| DI (IO0) | Data Input / Bidirectional I/O0 | Unidirectional input in Standard SPI; bidirectional in Dual/Quad SPI; ignored during /HOLD assertion. |
| CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1). |
| /HOLD (IO3) | Hold Input / Bidirectional I/O3 | Pauses ongoing SPI transaction while /CS remains low; disabled in Quad SPI mode (repurposed as IO3). |
| VCC | Power Supply | Single 2.7–3.6 V rail; decoupling capacitor (≥1 µF) required near pin for stable read/write margins. |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI with QE bit control | Enables 4-line data transfer (IO0–IO3) only after explicit non-volatile Status Register-2 configuration - prevents accidental mode change in production systems. |
| Continuous Read Mode | Reduces instruction overhead to ≤8 clocks per 24-bit address fetch - enables deterministic XIP execution latency comparable to parallel flash. |
| Erase/Program Suspend & Resume | Allows interruption of long-duration erase/program operations (e.g., during real-time OS context switch) without data corruption or timeout failure. |
| 64-bit Unique Serial Number | Provides hardware-rooted device identity for secure firmware binding, anti-cloning, and field asset tracking without external EEPROM. |
| JEDEC SFDP Register | Exposes configurable parameters (timing, density, protection) via standardized read command (5Ah) - enables auto-adaptive driver initialization. |
| Three 256-byte Security Registers | Supports OTP locking for critical keys or calibration data; separate from main array to prevent accidental overwrite during firmware updates. |
Applications
| Industrial PLC Firmware Storage | Automotive Infotainment Boot Code |
|---|---|
|
Use Scenario: Storing boot loader and application firmware in programmable logic controllers deployed in factory automation environments with frequent field updates. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP support, enabling fast cold-start execution directly from flash without RAM copy. Use Value: 4KB sector granularity permits atomic update of bootloader partition while preserving application integrity; 100K-cycle endurance supports >5 years of quarterly firmware patches. |
Use Scenario: Holding verified boot images and safety-critical UI assets in automotive head units requiring AEC-Q100-compliant storage with tamper resistance. IC Role / Device Role / Timing Role: Secure boot source with 64-bit unique ID and OTP-locked security registers for cryptographic key binding. Use Value: Hardware write protection (/WP pin + BP bits) prevents unauthorized reflash during vehicle service; −40°C to +85°C rating ensures reliability under hood temperature cycling. |
| Medical Device Configuration Memory | IoT Edge Gateway Parameter Storage |
|
Use Scenario: Retaining calibrated sensor offsets, user preferences, and audit logs in portable diagnostic equipment subject to strict data integrity requirements. IC Role / Device Role / Timing Role: Parameter storage with sector-level erase isolation - avoids corrupting calibration data during log rotation. Use Value: 20-year data retention guarantees traceability across device lifetime; SFDP register enables runtime detection of memory geometry changes across firmware versions. |
Use Scenario: Storing network credentials, OTA update manifests, and edge AI model metadata in battery-powered smart gateways operating on intermittent power. IC Role / Device Role / Timing Role: Low-power persistent storage with <1µA power-down current and fast wake-up (<5 µs) for event-driven connectivity. Use Value: Dual/Quad SPI flexibility allows bandwidth scaling from cost-sensitive (Standard SPI) to latency-critical (Quad I/O) configurations without PCB redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833F | Same 128M-bit density, 3.3V supply, and SOIC/WSON packages; supports only Standard/Dual SPI (no Quad I/O). | Lacks QE bit and Quad SPI instructions - unsuitable for XIP-critical designs requiring >20 MB/s read throughput. | Select when Quad SPI is unnecessary and legacy SPI controller compatibility is prioritized over peak bandwidth. |
| S25FL128S | 128M-bit, 3.0V–3.6V, supports Quad SPI and XIP; includes built-in ECC and sector lockdown not present in W25Q128BVEJG. | Higher pin count (16-pin SOIC only), larger footprint, and proprietary command set require driver porting effort. | Choose for safety-critical applications needing on-the-fly bit error correction and enhanced physical write protection beyond BP bits. |
Compared with MX25L12833F and S25FL128S, the W25Q128BVEJG delivers optimal balance of Quad SPI performance, 4KB sector flexibility, and broad ecosystem support - making it ideal for cost-sensitive, high-throughput embedded systems where JEDEC SFDP and unique ID are design requirements.
Availability
W25Q128BVEJG is available at Aetrix Electronics and suitable for industrial PLCs, automotive infotainment systems, and medical diagnostics equipment requiring stable component supply, long-lifecycle assurance, and consistent parametric performance across manufacturing lots.
Supply support for W25Q128BVEJG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial flash, mobile DRAM, and code storage products for embedded and consumer markets.
The W25Q series targets high-performance, low-power code storage applications - designed specifically for microcontroller boot, firmware update, and XIP-capable systems where density, speed, and reliability intersect.
FAQ
What is the package type of W25Q128BVEJG?
W25Q128BVEJG uses an 8-pad WSON 8×6 mm package (Package Code E) with exposed thermal pad. This compact, surface-mount package supports automated assembly and provides thermal performance suitable for industrial ambient conditions. The pinout matches the standard W25Q128BV family layout, ensuring drop-in compatibility across E/F/B/C variants where board layout permits.
Does W25Q128BVEJG support Quad SPI by default?
No - W25Q128BVEJG requires explicit configuration of the Quad Enable (QE) bit in Status Register-2 to activate Quad SPI mode. Until QE=1 is written, /WP and /HOLD pins retain their hardware protection functions. This design prevents unintended mode switching and ensures backward compatibility with Standard/Dual SPI controllers during initialization.
How many erase cycles does W25Q128BVEJG guarantee?
W25Q128BVEJG guarantees a minimum of 100,000 program/erase cycles per sector, validated across the full operating temperature range (−40°C to +85°C). This endurance rating applies to all 4KB sectors and is maintained regardless of erase method (sector, 32KB block, 64KB block, or chip erase), supporting robust field-upgrade strategies in deployed systems.
Can W25Q128BVEJG be used for execute-in-place (XIP) operation?
Yes - W25Q128BVEJG supports true XIP via Continuous Read Mode, which reduces instruction overhead to as few as 8 clock cycles per 24-bit address fetch. When paired with a Quad SPI host controller and QE bit enabled, it delivers up to 35 MB/s sustained read throughput, enabling deterministic execution directly from flash without RAM shadowing in resource-constrained MCUs.
What is the purpose of the 64-bit Unique Serial Number in W25Q128BVEJG?
The 64-bit Unique Serial Number in W25Q128BVEJG is factory-programmed and read-only, providing cryptographically verifiable device identity. It enables secure firmware binding, counterfeit detection, and asset-level traceability in production and field service - eliminating need for external UID storage and simplifying secure boot chain implementation in W25Q128BVEJG-based systems.
W25Q128BVEJG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25Q128BVEJG FAQ
1.How can I place an order for W25Q128BVEJG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128BVEJG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128BVEJG reliable?
The price and inventory of W25Q128BVEJG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128BVEJG is usually 5 days.
3.What payment methods are accepted for W25Q128BVEJG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128BVEJG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128BVEJG?
W25Q128BVEJG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128BVEJG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128BVEJG?
For technical support, including W25Q128BVEJG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128BVEJG requirements.
6.How does Aetrix verify that W25Q128BVEJG is sourced from the original manufacturer or authorized distributors?
All W25Q128BVEJG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128BVEJG meets industry standards.
7.What is the process for return or replacement of W25Q128BVEJG?
All W25Q128BVEJG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128BVEJG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128BVEJG part is unused and in its original packaging.
Return procedure for W25Q128BVEJG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128BVEJG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
