My Inquiry
My Account
Winbond Electronics Corporation W25Q128BVEJG TR
- Part No.:
- W25Q128BVEJG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128BVEJG TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:3,079
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128BVEJG TR from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting standard, dual, and quad SPI interfaces with 4KB uniform sectors, 104MHz dual-output/70MHz quad-SPI clock rates, and true execute-in-place (XIP) capability for embedded code storage and boot applications.
For engineers reviewing the W25Q128BVEJG TR datasheet, W25Q128BVEJG TR pinout, W25Q128BVEJG TR application, or W25Q128BVEJG TR equivalent, key selection considerations include quad-SPI timing compliance, 4KB sector granularity for firmware partitioning, hardware write protection via /WP and /HOLD pins, and JEDEC-standard 64-bit unique ID for device authentication.
Technical Context
The W25Q128BVEJG TR implements a SPI command architecture with three operational modes: standard (DI/DO), dual (IO0/IO1), and quad (IO0–IO3), where quad mode requires non-volatile QE bit setting in Status Register-2. Its internal block diagram includes a 256-byte page buffer, SFDP register for discoverable parameters, and three 256-byte security registers with OTP locks.
It supports full instruction set compatibility including Fast Read Quad I/O (EBh), Sector/Block/Chip Erase (20h/52h/D8h/C7h), and Erase/Program Suspend (75h), enabling deterministic firmware update sequencing. Power management features include 1µA power-down current and automatic write inhibit below VCC threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| SPI Interface Modes | Standard (4-wire), Dual Output/I/O (5-wire), Quad Output/I/O (6-wire); QE bit required for quad |
| Max Clock Frequency | 104 MHz (dual output), 70 MHz (quad I/O); enables 208 Mbps / 280 Mbps effective throughput |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), 32 KB blocks (256 total), 64 KB blocks (256 total) |
| Write Endurance | 100,000 program/erase cycles per sector, 20-year data retention at +25°C |
| Supply Voltage | 2.7 V to 3.6 V single supply; 4 mA active read current, <1 µA power-down current |
| Operating Temperature | –40°C to +85°C industrial grade; validated across full voltage range |
Pinout & Package
W25Q128BVEJG TR uses an 8-pad WSON 8×6-mm package (JEDEC MO-252, package code E), with exposed pad for thermal dissipation and no internal heatsink requirement. Pin 1 is /CS; pins 2–3–5–7 are bidirectional IOs; pins 4 and 8 are GND and VCC respectively.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable; must transition high→low after power-up before first instruction |
| DO / IO1 (Pin 2) | Data Output / Bidirectional I/O | Unidirectional output in standard SPI; bidirectional in dual/quad modes |
| /WP / IO2 (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware write lock for status register; repurposed as IO2 when QE=1 |
| GND (Pin 4) | Ground Reference | Primary return path; connects to PCB ground plane for noise immunity |
| DI / IO0 (Pin 5) | Data Input / Bidirectional I/O | Unidirectional input in standard SPI; bidirectional in dual/quad modes |
| CLK (Pin 6) | Serial Clock Input | Timing reference for all SPI operations; supports Mode 0 and Mode 3 |
| /HOLD / IO3 (Pin 7) | Hold Input / Bidirectional I/O | Pauses ongoing operation while /CS remains low; repurposed as IO3 when QE=1 |
| VCC (Pin 8) | Power Supply | 2.7–3.6 V supply; decoupling capacitor required within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | Enables true XIP with ≤8-clock instruction overhead per 24-bit address access |
| Quad SPI Support | Requires QE bit set; unlocks 280 Mbps effective bandwidth using IO0–IO3 |
| 64-bit Unique Serial Number | Factory-programmed per-device ID for secure boot and firmware binding |
| Security Registers | Three 256-byte OTP-lockable registers for keys, certificates, or calibration data |
| SFDP Register | JEDEC JESD216-compliant parameter table enabling automatic driver configuration |
Applications
| Boot Code Storage | Firmware Over-the-Air (OTA) |
|---|---|
Use Scenario: Storing primary bootloader and application firmware for microcontrollers without internal flash. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP support; delivers instructions directly to CPU via quad-SPI at up to 70 MHz. Use Value: Eliminates need for external RAM copy during boot; reduces BOM count and boot latency by 40% vs. parallel flash. | Use Scenario: Secure field updates for IoT edge nodes with limited bandwidth and power budgets. IC Role / Device Role / Timing Role: Dual-bank firmware partitioning using 4KB sectors; enables atomic swap with suspend/resume during erase. Use Value: Guarantees fail-safe update with rollback capability; leverages 100K-cycle endurance for >10 years of daily updates. |
| Industrial HMI Configuration | Automotive Infotainment |
Use Scenario: Storing UI assets, language packs, and calibration tables in programmable logic controllers. IC Role / Device Role / Timing Role: Parameter storage with hardware write protection (/WP pin + BP bits); accessed via dual-SPI for moderate throughput. Use Value: Prevents accidental corruption during brown-out events; supports -40°C to +85°C operation without derating. | Use Scenario: Storing audio codecs, navigation maps, and driver profile data in head units. IC Role / Device Role / Timing Role: High-bandwidth media buffer with SFDP auto-negotiation for optimal clock tuning. Use Value: Delivers 35 MB/s continuous read for seamless map rendering; uses unique ID for license enforcement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 104 MHz max clock, same 128M-bit density, but lacks Quad I/O and SFDP register | No native XIP optimization; requires manual timing setup; no unique ID | Choose for cost-sensitive designs where quad-SPI and security features are unnecessary |
| S25FL128SAGMFI000 | 133 MHz max clock, 128M-bit, supports octal DTR mode; larger 16-pin SOIC package | Better bandwidth for high-end graphics buffers; higher pin count increases layout complexity | Choose when >35 MB/s sustained throughput is mandatory and board space allows SOIC footprint |
Compared with MX25L12833FZC-10G, W25Q128BVEJG TR adds quad-SPI, SFDP, and unique ID-critical for secure XIP boot. Versus S25FL128SAGMFI000, it trades peak bandwidth for smaller WSON footprint and lower power, making it preferable for space-constrained industrial controllers.
Availability
W25Q128BVEJG TR is available at Aetrix Electronics and suitable for boot code storage, firmware OTA updates, industrial HMI configuration, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and industrial temperature compliance.
Supply support for W25Q128BVEJG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions since 1987.
The W25Q series targets embedded systems requiring high-speed, secure, and reliable code and data storage; designed specifically for XIP-capable microcontrollers and resource-constrained IoT endpoints.
FAQ
What interface protocols does the W25Q128BVEJG TR support?
The W25Q128BVEJG TR supports standard SPI (4-wire), dual SPI (5-wire), and quad SPI (6-wire) protocols. Quad mode requires the non-volatile Quad Enable (QE) bit in Status Register-2 to be set. It complies with SPI bus modes 0 and 3, and supports Fast Read Quad I/O (EBh), Word Read Quad I/O (E7h), and Octal Word Read Quad I/O (E3h) instructions. All modes operate within the 2.7–3.6 V supply range.
Does the W25Q128BVEJG TR support execute-in-place (XIP) operation?
Yes, the W25Q128BVEJG TR supports true XIP via its Continuous Read Mode, which reduces instruction overhead to as few as 8 clocks per 24-bit address access. When used with a compatible microcontroller's quad-SPI controller, it enables direct code execution without RAM loading-verified at 70 MHz quad-I/O clock rate with 280 Mbps effective throughput.
How is hardware write protection implemented on the W25Q128BVEJG TR?
Hardware write protection on the W25Q128BVEJG TR uses the /WP pin (Pin 3) in conjunction with Block Protect (BP2–BP0), Top/Bottom (TB), and Complement (CMP) bits in the status register. The /WP pin is active-low and prevents status register writes when asserted. When the QE bit is set for quad mode, /WP becomes IO2 and hardware protection must rely solely on software-configured BP bits.
What is the purpose of the 64-bit unique serial number in the W25Q128BVEJG TR?
The factory-programmed 64-bit unique serial number in the W25Q128BVEJG TR enables device-level authentication, secure boot binding, and firmware version tracking. It is read via the Read Unique ID Number (4Bh) instruction and remains immutable across erase/program cycles-critical for anti-counterfeiting and regulatory compliance in medical and industrial deployments.
Can the W25Q128BVEJG TR be used in automotive applications?
The W25Q128BVEJG TR is rated for –40°C to +85°C industrial temperature operation and meets AEC-Q100 stress test requirements when qualified per Winbond's automotive-grade variants (e.g., W25Q128JVS). While W25Q128BVEJG TR itself is not AEC-Q100 certified, its electrical and thermal specs align with infotainment and body-control module use cases where extended temperature validation is performed at system level.
W25Q128BVEJG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25Q128BVEJG TR FAQ
1.How can I place an order for W25Q128BVEJG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128BVEJG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128BVEJG TR reliable?
The price and inventory of W25Q128BVEJG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128BVEJG TR is usually 5 days.
3.What payment methods are accepted for W25Q128BVEJG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128BVEJG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128BVEJG TR?
W25Q128BVEJG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128BVEJG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128BVEJG TR?
For technical support, including W25Q128BVEJG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128BVEJG TR requirements.
6.How does Aetrix verify that W25Q128BVEJG TR is sourced from the original manufacturer or authorized distributors?
All W25Q128BVEJG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128BVEJG TR meets industry standards.
7.What is the process for return or replacement of W25Q128BVEJG TR?
All W25Q128BVEJG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128BVEJG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128BVEJG TR part is unused and in its original packaging.
Return procedure for W25Q128BVEJG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128BVEJG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
