Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Winbond Electronics Corporation W25Q128FVBJQ

Name: W25Q128FVBJQ
Brand: Winbond Electronics Corporation
SKU: W25Q128FVBJQ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: W25Q128FVBJQ

Manufacturer:: Winbond Electronics Corporation

Category:: Memory

Package:: 24-TBGA

Datasheet:: W25Q128FVBJQ.pdf

Description:: IC FLASH 128MBIT SPI 24TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,415

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

W25Q128FVBJQ from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 2.7V to 3.6V with 104MHz max clock, 4KB uniform sector erase, and true execute-in-place (XIP) capability for code storage in microcontroller boot applications.

For engineers reviewing the W25Q128FVBJQ datasheet, W25Q128FVBJQ pinout, W25Q128FVBJQ application, or W25Q128FVBJQ equivalent, key selection criteria include Quad Enable (QE) bit configuration, /HOLD vs /RESET pin mapping per package, 4KB sector granularity for firmware parameter storage, and JEDEC SFDP register support for auto-configuration.

Technical Context

The W25Q128FVBJQ implements a 65,536-page (256-byte/page) array with erasable sectors (4KB), blocks (32KB/64KB), and full-chip erase. It supports volatile/non-volatile status register bits including Quad Enable (QE), HOLD/RST function select, and output driver strength control - all configurable via SPI instructions like Write Status Register-2 (31h).

Its interface flexibility includes Standard SPI (DI/DO), Dual SPI (IO0/IO1), Quad SPI (IO0–IO3), and QPI mode (enter via 38h, exit via FFh), with timing-critical functions such as Erase/Program Suspend (75h/7Ah) and Continuous Read Mode enabling low-overhead XIP operation using wrap-lengths of 8/16/32/64 bytes.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	128 M-bit (16 MB) organized as 65,536 × 256-byte pages
Interface Modes	Standard/Dual/Quad SPI + QPI; QE bit in Status Register-2 enables Quad I/O
Max Clock Frequency	104 MHz (SPI), enabling 208 MB/s dual-I/O and 416 MB/s quad-I/O effective throughput
Erase Granularity	Uniform 4 KB sectors (4,096 total), plus 32 KB and 64 KB blocks for optimized firmware update partitioning
Write Endurance	100,000 program/erase cycles per sector, ensuring long-term reliability in field-upgradable systems
Data Retention	20 years at +85°C, validated for industrial temperature range (-40°C to +85°C)
Power Supply	Single 2.7 V – 3.6 V supply; active current ≤ 4 mA, power-down current ≤ 1 µA (typ.)

Pinout & Package

W25Q128FVBJQ is supplied in an 8-pin SOIC 208-mil package (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. Pin 7's function depends on QE bit and Status Register configuration.

Pin/Terminal	Circuit Role	Design Meaning
/CS (Pin 1)	Chip Select Input	Active-low enable; high-impedance DO when deasserted; required high-to-low transition after power-up before instruction acceptance
DO / IO1 (Pin 2)	Data Output / Bidirectional I/O	Unidirectional output in Standard SPI; bidirectional in Dual/Quad modes; requires QE=1 for Quad use
/WP / IO2 (Pin 3)	Write Protect Input / Bidirectional I/O	Hardware write lock for status register when QE=0; becomes IO2 in Quad mode (QE=1)
GND (Pin 4)	Ground Reference	Primary return path for VCC and I/O signals; decoupling capacitor placement critical near this pin
DI / IO0 (Pin 5)	Data Input / Bidirectional I/O	Unidirectional input in Standard SPI; bidirectional in Dual/Quad modes; used for all instruction/address/data input
CLK (Pin 6)	Serial Clock Input	Edge-triggered timing source; rising edge for input, falling edge for output across all SPI modes
/HOLD or /RESET (Pin 7)	Hold or Reset Input / Bidirectional I/O	Pauses ongoing operation when low (/HOLD); resets device when pulsed low (/RESET); function selected by HOLD/RST bit in Status Register-3
VCC (Pin 8)	Power Supply	2.7–3.6 V supply; must ramp monotonically; /CS tracking required during power transitions

Key Features

Feature	Design Value
Continuous Read Mode	Enables true XIP with only 8 clocks overhead per 24-bit address, reducing CPU wait states during code execution
Quad Peripheral Interface (QPI)	Reduces instruction overhead via 4-bit-wide command/address/data transfers, improving bandwidth efficiency over standard SPI
Erase/Program Suspend & Resume	Allows background read access during long erase/program operations, essential for real-time system responsiveness
JEDEC SFDP Register	Provides standardized, read-only parameter table for automatic controller configuration without hard-coded timing values
64-bit Unique ID	Factory-programmed serial number enabling secure device authentication and firmware binding in production systems

Applications

Boot Code Storage	Firmware Update Partition
Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers requiring fast, reliable non-volatile code storage. IC Role / Device Role / Timing Role: NOR flash memory providing XIP-capable instruction fetch directly over Quad SPI, eliminating RAM copy latency. Use Value: 104 MHz Quad SPI interface delivers >40 MB/s sustained read throughput, enabling sub-100 ms boot time for 1 MB firmware images.	Use Scenario: Isolating field-upgradable firmware sections (e.g., application, radio stack, security module) with independent erase boundaries. IC Role / Device Role / Timing Role: Sector-erasable memory enabling atomic 4 KB updates without disturbing adjacent functional partitions. Use Value: Uniform 4 KB sectors allow precise, low-risk firmware patching with no risk of corruption to unrelated code regions.
Secure Configuration Storage	Industrial HMI Data Logging
Use Scenario: Holding encrypted keys, calibration data, and device-specific credentials protected by hardware write-lock and OTP security registers. IC Role / Device Role / Timing Role: Secure non-volatile storage with /WP pin + BP bits + 3×256-byte OTP-locked security registers. Use Value: Prevents unauthorized modification of cryptographic material even if host MCU is compromised, meeting IEC 62443 Level 2 requirements.	Use Scenario: Recording sensor timestamps, alarm events, and operational logs in programmable logic controllers (PLCs) and HMIs operating in harsh environments. IC Role / Device Role / Timing Role: High-endurance flash memory supporting frequent small writes with suspend/resume capability during logging bursts. Use Value: 100,000 erase/program cycles and 20-year data retention ensure reliable 10+ year service life in unattended industrial deployments.

Boot Code Storage

Firmware Update Partition

Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers requiring fast, reliable non-volatile code storage.

IC Role / Device Role / Timing Role: NOR flash memory providing XIP-capable instruction fetch directly over Quad SPI, eliminating RAM copy latency.

Use Value: 104 MHz Quad SPI interface delivers >40 MB/s sustained read throughput, enabling sub-100 ms boot time for 1 MB firmware images.

Use Scenario: Isolating field-upgradable firmware sections (e.g., application, radio stack, security module) with independent erase boundaries.

IC Role / Device Role / Timing Role: Sector-erasable memory enabling atomic 4 KB updates without disturbing adjacent functional partitions.

Use Value: Uniform 4 KB sectors allow precise, low-risk firmware patching with no risk of corruption to unrelated code regions.

Secure Configuration Storage

Industrial HMI Data Logging

Use Scenario: Holding encrypted keys, calibration data, and device-specific credentials protected by hardware write-lock and OTP security registers.

IC Role / Device Role / Timing Role: Secure non-volatile storage with /WP pin + BP bits + 3×256-byte OTP-locked security registers.

Use Value: Prevents unauthorized modification of cryptographic material even if host MCU is compromised, meeting IEC 62443 Level 2 requirements.

Use Scenario: Recording sensor timestamps, alarm events, and operational logs in programmable logic controllers (PLCs) and HMIs operating in harsh environments.

IC Role / Device Role / Timing Role: High-endurance flash memory supporting frequent small writes with suspend/resume capability during logging bursts.

Use Value: 100,000 erase/program cycles and 20-year data retention ensure reliable 10+ year service life in unattended industrial deployments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial NOR flash memory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MX25L12833FZNI-08G	128 M-bit, 3V, supports Dual/Quad SPI but lacks QPI mode and SFDP register	No auto-configuration capability; requires manual timing setup in host firmware	Preferred where QPI and SFDP are not needed and cost sensitivity outweighs configurability
S25FL128SAGMFIR00	128 M-bit, 3V, supports Quad SPI and HyperBus interface; includes ECC and configurable dummy cycles	Higher pin count (16-pin SOIC), larger footprint; ECC adds overhead for error resilience	Selected when system-level error correction and deterministic read latency are mandatory

Compared with MX25L12833FZNI-08G and S25FL128SAGMFIR00, the W25Q128FVBJQ offers unique QPI mode for reduced instruction overhead and JEDEC SFDP for plug-and-play controller initialization - critical for rapid bring-up in resource-constrained embedded designs.

Availability

W25Q128FVBJQ is available at Aetrix Electronics and suitable for industrial control systems, automotive infotainment boot storage, and IoT edge device firmware updates requiring stable component supply and long-term lifecycle assurance.

Supply support for W25Q128FVBJQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including SPI NOR/NAND flash and mobile DRAM.

The W25Q series targets high-performance embedded systems needing fast, flexible, and secure code and data storage - specifically engineered for XIP, firmware update resilience, and industrial-grade reliability.

FAQ

What is the package type and pin count of W25Q128FVBJQ?

W25Q128FVBJQ uses an 8-pin SOIC 208-mil package (Package Code S). Its pinout includes /CS, DO/IO1, /WP/IO2, GND, DI/IO0, CLK, /HOLD or /RESET/IO3, and VCC. Pin 7's function is configurable via the HOLD/RST bit in Status Register-3, and it serves as /HOLD in Standard/Dual SPI mode or /RESET when explicitly enabled.

Does W25Q128FVBJQ support Quad SPI and QPI modes, and how is Quad Enable configured?

Yes, W25Q128FVBJQ supports both Quad SPI and QPI modes. Quad operation requires setting the Quad Enable (QE) bit in Status Register-2 using instruction 31h. When QE=1, pins /WP and /HOLD become IO2 and IO3 respectively, enabling four-bit-wide data transfer. QPI mode is entered with instruction 38h and exited with FFh.

What is the minimum and maximum supply voltage for W25Q128FVBJQ, and what are its power consumption characteristics?

W25Q128FVBJQ operates from 2.7 V to 3.6 V. Typical active current is ≤4 mA at 104 MHz, and power-down current is ≤1 µA. The device requires monotonic VCC ramping and /CS tracking during power transitions to prevent unintended writes or status corruption.

How does W25Q128FVBJQ implement hardware write protection, and what role does the /WP pin play?

W25Q128FVBJQ provides hardware write protection via the /WP pin (active-low) combined with Block Protect (BP2–BP0), Top/Bottom (TB), and Complement (CMP) bits in the status register. When /WP is low and status register protection is enabled, writes to protected sectors or the status register itself are blocked - critical for safeguarding boot code and security parameters.

What unique identifiers and security features does W25Q128FVBJQ provide for secure firmware deployment?

W25Q128FVBJQ includes a factory-programmed 64-bit unique serial number (read via 4Bh), three 256-byte security registers with OTP locking (instructions 42h/44h/48h), and software/hardware write-protection with power supply lock-down. These features enable device authentication, secure key storage, and tamper-resistant firmware binding in certified industrial and automotive systems.

W25Q128FVBJQ Specifications

Product attributes: Attribute value

Manufacturer:: Winbond Electronics Corporation

Series:: SpiFlash®

Package/Case:: 24-TBGA

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: FLASH

Technology:: FLASH - NOR

Memory Size:: 128Mbit

Memory Organization:: 16M x 8

Memory Interface:: SPI - Quad I/O, QPI

Clock Frequency:: 104 MHz

Write Cycle Time - Word, Page:: 50µs, 3ms

Access Time:: -

Voltage - Supply:: 2.7V ~ 3.6V

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TFBGA (6x8)

W25Q128FVBJQ FAQ

1.How can I place an order for W25Q128FVBJQ through Aetrix?

Please submit a Request for Quotation (RFQ) for W25Q128FVBJQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for W25Q128FVBJQ reliable?

The price and inventory of W25Q128FVBJQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVBJQ is usually 5 days.

3.What payment methods are accepted for W25Q128FVBJQ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVBJQ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for W25Q128FVBJQ?

W25Q128FVBJQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your W25Q128FVBJQ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for W25Q128FVBJQ?

For technical support, including W25Q128FVBJQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVBJQ requirements.

6.How does Aetrix verify that W25Q128FVBJQ is sourced from the original manufacturer or authorized distributors?

All W25Q128FVBJQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVBJQ meets industry standards.

7.What is the process for return or replacement of W25Q128FVBJQ?

All W25Q128FVBJQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVBJQ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The W25Q128FVBJQ part is unused and in its original packaging.

Return procedure for W25Q128FVBJQ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…