My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVCIG
- Part No.:
- W25Q128FVCIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
W25Q128FVCIG.pdf
- Description:
- IC FLASH 128MBIT SPI 24TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,903
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVCIG from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating at 2.7–3.6V with 104MHz max clock, 4KB uniform sector erase, and true execute-in-place (XIP) capability for embedded code storage and boot applications.
For engineers reviewing the W25Q128FVCIG datasheet, W25Q128FVCIG pinout, W25Q128FVCIG application, or W25Q128FVCIG equivalent, this page delivers verified package mapping (8-pin SOIC 208-mil), confirmed pin functions including /CS, CLK, IO0–IO3, /WP, /HOLD, and real-world selection criteria for industrial MCU boot memory, firmware storage, and secure parameter retention.
Technical Context
The W25Q128FVCIG implements a flexible SPI-compatible command set with hardware- and software-controlled write protection, configurable HOLD/RESET functionality via Status Register bit HOLD/RST, and non-volatile Quad Enable (QE) bit enabling IO2 (/WP) and IO3 (/HOLD) for Quad I/O mode. It supports continuous read with wrap (8/16/32/64-byte burst) and instruction overhead as low as 8 clocks for address setup.
Its architecture includes three 256-byte security registers with OTP locks, JEDEC-compliant SFDP register for discoverable parameters, 64-bit unique ID per device, and dual-mode erase/program suspend/resume-enabling concurrent background operations without host intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, and QPI - enables scalable bandwidth up to 416 MHz equivalent |
| Max Clock Frequency | 104 MHz (SPI), enabling 50 MB/s continuous read throughput |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), plus 32 KB and 64 KB blocks - supports fine-grained firmware partitioning |
| Write Endurance | 100,000 program/erase cycles per sector - suitable for field-updatable firmware storage |
| Data Retention | 20 years at +85°C - validated for long-life industrial and automotive control applications |
| Operating Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic systems without level shifting |
| Temperature Range | −40°C to +85°C - qualified for extended industrial environments |
Pinout & Package
W25Q128FVCIG is packaged in an 8-pin SOIC 208-mil (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. Pin 7's function depends on QE and HOLD/RST register settings.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: high = device deselected (high-Z outputs, standby current); low = active communication window |
| DO / IO1 (Pin 2) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional data lane 1 in Dual/Quad modes - requires QE=1 for Quad use |
| /WP / IO2 (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware lock for status register when QE=0; becomes IO2 in Quad mode (QE=1) - not available during Quad operation |
| GND (Pin 4) | Ground Reference | Primary return path for all I/O and power circuits - must be low-impedance and decoupled near VCC |
| DI / IO0 (Pin 5) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional data lane 0 in Dual/Quad modes - required for all instruction transfers |
| CLK (Pin 6) | Serial Clock Input | Master-synchronized timing source - rising edge for input, falling edge for output across all SPI variants |
| /HOLD or /RESET (Pin 7) | Hold or Reset Input / Bidirectional I/O | Pauses ongoing SPI transfer when low (HOLD); resets internal state when pulsed (RESET) - function selected by HOLD/RST bit |
| VCC (Pin 8) | Power Supply | 2.7–3.6 V supply - requires local 0.1 µF ceramic decoupling capacitor placed within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to one cycle per byte, enabling true XIP execution without external glue logic |
| Erase/Program Suspend & Resume | Allows host to pause background erase/program and service higher-priority reads - critical for real-time firmware updates |
| Three 256-byte Security Registers | OTP-lockable storage for cryptographic keys or calibration data - isolated from main array and inaccessible via standard read commands |
| JEDEC SFDP Register | Enables automatic configuration discovery by host bootloader - eliminates hard-coded timing and command tables |
| 64-bit Unique Serial Number | Factory-programmed per-device identifier - supports secure device authentication and traceability in production |
| Top/Bottom & Individual Sector Protection | Hardware + software write protection down to 4 KB granularity - prevents accidental overwrite of bootloader or configuration sectors |
Applications
| Industrial PLC Firmware Storage | Automotive Infotainment Boot Memory |
|---|---|
|
Use Scenario: Storing and executing boot code and firmware images in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Primary non-volatile boot memory providing XIP-capable instruction fetch directly to ARM Cortex-M7 core. Use Value: 4KB sector erase enables incremental firmware patching without full reflash; 20-year data retention ensures reliability over equipment lifetime. |
Use Scenario: Hosting boot ROM and OS kernel for head-unit microcontrollers in vehicles requiring AEC-Q100-compliant components. IC Role / Device Role / Timing Role: Secure, high-speed serial flash delivering <50 ns access latency via QPI mode to meet automotive boot time requirements. Use Value: Unique ID and security registers support UDS-based firmware authentication; −40°C to +85°C rating matches vehicle cabin thermal profile. |
| Medical Device Configuration Storage | IoT Edge Gateway Parameter Retention |
|
Use Scenario: Retaining calibrated sensor offsets, user preferences, and regulatory audit logs in portable diagnostic equipment. IC Role / Device Role / Timing Role: Parameter storage device with hardware write protection preventing corruption during power loss or ESD events. Use Value: /WP pin + BP bits provide dual-layer protection; 100K endurance supports daily recalibration cycles over 10+ years. |
Use Scenario: Holding network credentials, OTA update staging buffers, and device identity tokens in battery-powered smart gateways. IC Role / Device Role / Timing Role: Low-power firmware and data storage element leveraging 1 µA power-down current and fast wake-up. Use Value: Continuous read mode reduces CPU polling overhead; 3.3 V operation aligns with common PMIC rails and extends battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128 M-bit, 104 MHz max clock, but lacks QPI mode and SFDP register; uses different security register layout | Supports standard/dual/quad SPI only - no QPI-based XIP acceleration; no auto-discovery of timing parameters | Select when QPI or SFDP is unnecessary and cost sensitivity outweighs feature parity |
| S25FL128SAGMFI001 | 128 M-bit, 80 MHz max clock, includes HyperBus interface option; supports deeper power-down (1 µA) but slower peak throughput | HyperBus enables higher bandwidth than SPI but requires dedicated controller; lower clock limits reduce XIP performance | Prefer when system already uses Cypress-compatible HyperFlash controllers or requires tighter power budget control |
Compared with W25Q128FVCIG, MX25L12833FZC-10G omits QPI and SFDP - limiting XIP efficiency and auto-configuration - while S25FL128SAGMFI001 trades speed for HyperBus compatibility and marginally lower active current, making W25Q128FVCIG optimal for balanced SPI-based embedded boot and firmware storage.
Availability
W25Q128FVCIG is available at Aetrix Electronics and suitable for industrial PLC firmware storage, automotive infotainment boot memory, and medical device configuration retention requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for W25Q128FVCIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions for embedded, communications, and consumer markets.
The W25Q series targets high-performance, space-constrained embedded systems needing reliable code storage, secure parameter retention, and efficient XIP execution - with W25Q128FVCIG optimized for industrial and automotive applications demanding extended temperature operation and robust data integrity.
FAQ
What is the package type and pin count of W25Q128FVCIG?
W25Q128FVCIG uses an 8-pin SOIC 208-mil package (Package Code S). Its pinout includes /CS, DO/IO1, /WP/IO2, GND, DI/IO0, CLK, /HOLD or /RESET/IO3, and VCC. This compact footprint supports PCB space constraints in dense embedded designs while maintaining full SPI/QPI functionality.
Does W25Q128FVCIG support execute-in-place (XIP) operation?
Yes, W25Q128FVCIG supports true XIP through its Continuous Read Mode and Quad Peripheral Interface (QPI). With as few as 8 clocks for address setup and 416 MHz equivalent bandwidth in Quad I/O mode, it delivers deterministic low-latency instruction fetches directly to the host processor without RAM buffering.
How does the /HOLD and /RESET pin function work on W25Q128FVCIG?
On W25Q128FVCIG, pin 7 serves as either /HOLD or /RESET depending on the HOLD/RST bit in Status Register-3. When HOLD/RST = 0, it operates as /HOLD (active-low pause signal); when HOLD/RST = 1, it functions as /RESET (active-low hardware reset). The QE bit must be 0 for either function to be active.
What security features does W25Q128FVCIG provide beyond basic write protection?
W25Q128FVCIG includes three 256-byte OTP-lockable security registers, a 64-bit unique serial number, JEDEC SFDP register for parameter discovery, and individual sector/block lock/unlock commands (36h/39h/3Dh). These features enable cryptographic key storage, device authentication, and granular firmware partitioning not possible with standard WP pin alone.
Can W25Q128FVCIG be used in automotive applications?
Yes, W25Q128FVCIG is rated for −40°C to +85°C operation and offers 20-year data retention at +85°C, making it suitable for under-hood and cabin automotive applications such as infotainment boot memory and ADAS firmware storage - provided system-level qualification (e.g., AEC-Q100) is completed per design requirements.
W25Q128FVCIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 24-TBGA
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TFBGA (6x8)
W25Q128FVCIG FAQ
1.How can I place an order for W25Q128FVCIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVCIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVCIG reliable?
The price and inventory of W25Q128FVCIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVCIG is usually 5 days.
3.What payment methods are accepted for W25Q128FVCIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVCIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVCIG?
W25Q128FVCIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVCIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVCIG?
For technical support, including W25Q128FVCIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVCIG requirements.
6.How does Aetrix verify that W25Q128FVCIG is sourced from the original manufacturer or authorized distributors?
All W25Q128FVCIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVCIG meets industry standards.
7.What is the process for return or replacement of W25Q128FVCIG?
All W25Q128FVCIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVCIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVCIG part is unused and in its original packaging.
Return procedure for W25Q128FVCIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVCIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
