My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVCIG TR
- Part No.:
- W25Q128FVCIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
W25Q128FVCIG TR.pdf
- Description:
- IC FLASH 128MBIT SPI 24TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVCIG TR from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 2.7V to 3.6V with 104MHz max clock, 4KB uniform sector erase, and 256-byte page programming - used for code storage, XIP execution, and firmware updates in embedded microcontrollers and IoT edge devices.
For engineers reviewing the W25Q128FVCIG TR datasheet, W25Q128FVCIG TR pinout, W25Q128FVCIG TR application, or W25Q128FVCIG TR equivalent, key selection considerations include Quad Enable (QE) bit configuration, /HOLD vs /RESET pin behavior per package, 4KB sector granularity for parameter storage, and JEDEC SFDP register support for auto-configuration.
Technical Context
The W25Q128FVCIG TR implements a flexible SPI-compatible command set with hardware- and software-controlled write protection, including volatile/non-volatile status register bits (BP2–BP0, TB, SEC, CMP, SRP0/SRP1), programmable output drive strength (DRV1/DRV0), and HOLD/RESET dual-function pin mapping dependent on QE state. It supports Erase/Program Suspend & Resume for real-time interrupt handling.
Its architecture enables true Execute-in-Place (XIP) via Continuous Read Mode (as few as 8 clocks overhead per address) and QPI mode (2-cycle instruction encoding), delivering up to 416MB/s effective throughput using Quad I/O Fast Read (EBh) at 104MHz. Memory is organized into 65,536 × 256-byte pages, 4,096 × 4KB sectors, and 256 × 64KB blocks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - supports full firmware images for mid-tier MCUs without external memory expansion. |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, QPI - selectable via QE bit; Quad I/O requires Status Register-2 bit 1 set. |
| Max Clock Frequency | 104 MHz - enables 416 MB/s effective read rate in Quad I/O mode, exceeding parallel Flash bandwidth in space-constrained designs. |
| Erase Granularity | 4 KB sectors (4,096 total), 32 KB/64 KB blocks - allows fine-grained firmware partitioning and OTA update staging. |
| Write Endurance | 100,000 program/erase cycles - sufficient for field-updatable bootloaders and configuration storage in industrial controllers. |
| Data Retention | 20 years at +85°C - validated for long-life deployment in automotive infotainment and medical diagnostics equipment. |
| Operating Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic families and mixed-voltage SoC interfaces without level-shifting. |
| Temperature Range | −40°C to +85°C - meets industrial-grade environmental requirements for factory automation and outdoor gateways. |
Pinout & Package
W25Q128FVCIG TR uses an 8-pin WSON 6×5-mm package (Package Code P), with exposed pad for thermal dissipation and no lead finish restrictions. Pin functions are shared across SPI modes: /CS selects device, CLK times transfers, DI/DO serve as bidirectional IO0/IO1 in Dual/Quad modes, /WP and /HOLD become IO2/IO3 when QE=1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO and low-power standby when deasserted; must toggle high→low after power-up before first command. |
| 2 DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; becomes IO1 in Dual/Quad modes; supports Fast Read Dual/Quad I/O instructions. |
| 3 /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware lock for status register writes when QE=0; repurposed as IO2 in Quad mode (QE=1); inactive if QE=1. |
| 4 GND | Ground Reference | Primary return path for VCC and all I/O signals; connects to exposed thermal pad for improved heat dissipation. |
| 5 DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; becomes IO0 in Dual/Quad modes; carries commands, addresses, and data on rising CLK edge. |
| 6 CLK | Serial Clock Input | Master-generated timing signal; rising edge latches input, falling edge samples output; supports up to 104 MHz operation. |
| 7 /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses active transfers when low (CS must be low); repurposed as IO3 in Quad mode (QE=1); function disabled if QE=1. |
| 8 VCC | Power Supply | 2.7–3.6 V supply; decoupling capacitor required near pin; powers internal charge pump for erase/program operations. |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clock cycles per command, enabling deterministic XIP latency and simplifying controller firmware. |
| Continuous Read Mode | Supports wrap lengths of 8/16/32/64 bytes with only 8 clocks to initiate address transfer - critical for cache-line-aligned MCU fetches. |
| Erase/Program Suspend & Resume | Allows interruption of background erase/program operations to service higher-priority reads or interrupts, then resume without data loss. |
| JEDEC SFDP Register | Provides standardized, vendor-agnostic parameter table for automatic driver initialization - eliminates hard-coded timing constants in BSPs. |
| 64-bit Unique ID | Factory-programmed per-device serial number used for secure boot binding, device authentication, and firmware licensing enforcement. |
| Three 256-byte Security Registers | OTP-lockable storage for cryptographic keys, calibration data, or license tokens - protected by individual block locks and CMP bit. |
Applications
| Industrial PLC Firmware Storage | Automotive Infotainment Boot Code |
|---|---|
|
Use Scenario: Storing firmware images and configuration parameters in programmable logic controllers deployed in factory environments with wide temperature swings and EMI exposure. IC Role / Device Role / Timing Role: Non-volatile code storage with execute-in-place capability, providing deterministic boot latency and field-upgradable application logic. Use Value: 4KB sector erase enables atomic firmware patching without disrupting runtime control loops; 20-year retention ensures reliability over equipment lifetime. |
Use Scenario: Hosting boot ROM and OS kernel for head-unit SoCs requiring fast, secure startup and over-the-air (OTA) update resilience. IC Role / Device Role / Timing Role: Primary boot memory accessed via QPI for low-latency XIP execution; supports Secure Boot key storage in OTP-locked security registers. Use Value: 104MHz Quad I/O delivers >400MB/s read bandwidth - faster than parallel NOR alternatives - while WSON package saves PCB area in tight dash layouts. |
| IoT Edge Gateway Configuration | Medical Diagnostic Device Calibration Data |
|
Use Scenario: Persisting network credentials, sensor calibration offsets, and OTA update staging buffers in battery-powered cellular gateways operating unattended for years. IC Role / Device Role / Timing Role: Parameter and metadata storage with hardware write-protection (/WP pin + BP bits) and suspend-capable erase for concurrent data logging. Use Value: <1µA power-down current extends battery life; 100K endurance supports frequent configuration updates across multi-year deployments. |
Use Scenario: Storing factory-calibrated sensor coefficients, regulatory compliance logs, and user audit trails in portable ultrasound and ECG devices subject to strict traceability requirements. IC Role / Device Role / Timing Role: Tamper-resistant non-volatile storage with 64-bit unique ID for device serialization and three OTP-protected security registers for cryptographic keys. Use Value: JEDEC SFDP enables plug-and-play driver compatibility across multiple SoC platforms; −40°C to +85°C rating covers clinical and transport conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128Mb density, 104MHz max clock, SOIC-8 package only; lacks QPI mode and SFDP register; uses different status register layout. | No QPI or SFDP support limits XIP flexibility and auto-configuration in new SoC designs; suitable only for legacy SPI-only systems. | Select only if migrating from existing MX25L platform with unchanged firmware and no QPI/SFDP dependency. |
| S25FL128SAGMFI000 | 128Mb, 133MHz Quad SPI, includes HyperBus interface option; supports 1.8V/3V dual voltage; larger WSON-8 package (8×6-mm). | Higher clock and dual-voltage support enable next-gen low-power SoCs; HyperBus adds bandwidth but requires controller redesign. | Prefer for new designs needing >104MHz performance or 1.8V compatibility; verify PCB footprint change for 8×6-mm WSON. |
Compared with W25Q128FVCIG TR, MX25L12833FZC-10G omits QPI and SFDP-reducing XIP efficiency and driver portability-while S25FL128SAGMFI000 offers higher speed and voltage flexibility at the cost of larger footprint and interface complexity.
Availability
W25Q128FVCIG TR is available at Aetrix Electronics and suitable for industrial PLC firmware storage, automotive infotainment boot code, and IoT edge gateway configuration requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for W25Q128FVCIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including SPI NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and consumer markets since 1987.
The W25Q series targets embedded systems requiring high-speed, low-power, and secure serial flash - designed specifically for code shadowing, XIP execution, and firmware update resilience in resource-constrained environments.
FAQ
What interface modes does the W25Q128FVCIG TR support, and how is Quad SPI enabled?
The W25Q128FVCIG TR supports Standard SPI, Dual SPI, Quad SPI, and QPI. Quad SPI operation requires setting the Quad Enable (QE) bit in Status Register-2 (bit 1) via Write Status Register-2 (31h) instruction. When QE=1, pins /WP and /HOLD become IO2 and IO3 respectively; these pins revert to hardware protection functions when QE=0.
Does the W25Q128FVCIG TR support Execute-in-Place (XIP), and what features enable it?
Yes, the W25Q128FVCIG TR supports true XIP via Continuous Read Mode and QPI. Continuous Read reduces instruction overhead to just 8 clocks for address setup, while QPI's 2-cycle command encoding minimizes bus arbitration latency - both essential for deterministic MCU instruction fetch timing without local RAM buffering.
How does the /HOLD pin behave when Quad SPI mode is active on the W25Q128FVCIG TR?
When QE=1 (Quad SPI enabled), the /HOLD pin on the W25Q128FVCIG TR is repurposed as IO3 and cannot perform hold functionality. The HOLD feature is only available in Standard and Dual SPI modes (QE=0). This behavior is hardware-mapped and independent of software configuration once QE is set.
What is the purpose of the SFDP register in the W25Q128FVCIG TR, and how is it accessed?
The SFDP (Serial Flash Discoverable Parameters) register in the W25Q128FVCIG TR provides a standardized, vendor-agnostic table of timing, erase, and feature parameters readable via instruction 5Ah. It enables automatic driver initialization across SoCs without hard-coded constants, improving BSP portability and reducing qualification effort.
Can the W25Q128FVCIG TR store cryptographic keys securely, and which features support this?
Yes, the W25Q128FVCIG TR includes three 256-byte Security Registers with One-Time-Programmable (OTP) lock bits (LB1–LB3), plus 64-bit Unique ID and hardware write-protection (via /WP pin and status register BP/CMP bits). These allow secure storage of keys, calibration data, or licenses with tamper resistance and traceability.
W25Q128FVCIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 24-TBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TFBGA (6x8)
W25Q128FVCIG TR FAQ
1.How can I place an order for W25Q128FVCIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVCIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVCIG TR reliable?
The price and inventory of W25Q128FVCIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVCIG TR is usually 5 days.
3.What payment methods are accepted for W25Q128FVCIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVCIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVCIG TR?
W25Q128FVCIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVCIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVCIG TR?
For technical support, including W25Q128FVCIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVCIG TR requirements.
6.How does Aetrix verify that W25Q128FVCIG TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FVCIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVCIG TR meets industry standards.
7.What is the process for return or replacement of W25Q128FVCIG TR?
All W25Q128FVCIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVCIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVCIG TR part is unused and in its original packaging.
Return procedure for W25Q128FVCIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVCIG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
