My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVEJQ
- Part No.:
- W25Q128FVEJQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128FVEJQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,883
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVEJQ from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 2.7V to 3.6V with 104MHz max clock, 4KB uniform sector erase, and 256-byte page programming - used for code storage, XIP boot, firmware updates, and parameter retention in microcontroller-based embedded systems.
For engineers reviewing the W25Q128FVEJQ datasheet, W25Q128FVEJQ pinout, W25Q128FVEJQ application, or W25Q128FVEJQ equivalent, key selection considerations include Quad I/O enable (QE bit), /HOLD vs /RESET pin behavior per package, 4KB sector granularity, JEDEC ID (EF4018), SFDP register support, and 1µA power-down current.
Technical Context
The W25Q128FVEJQ implements a flexible SPI-compatible command set with hardware- and software-controlled write protection, including volatile/non-volatile BP bits, TB/SEC/CMP configuration, and OTP-locked security registers. It supports Erase/Program Suspend & Resume for real-time interrupt handling during flash operations.
Its architecture enables true Execute-in-Place (XIP) via Continuous Read Mode (as few as 8 clocks to address memory) and QPI mode (reduced instruction overhead), delivering up to 50MB/s effective throughput - exceeding legacy parallel flash in bandwidth-per-pin efficiency while maintaining pin count compatibility with standard SPI peripherals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Interface Modes | Standard SPI (4-wire), Dual SPI (4-wire), Quad SPI (4-wire), QPI (6-wire); QE bit required for Quad I/O |
| Max Clock Frequency | 104 MHz (SPI), enabling 208 MHz dual-I/O and 416 MHz quad-I/O effective rates |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), plus 32 KB and 64 KB blocks; no partial-sector erase |
| Write Endurance | 100,000 program/erase cycles per sector, with >20-year data retention at +25°C |
| Power Supply | Single 2.7 V – 3.6 V supply; active current ≤4 mA (typ.), power-down current ≤1 µA (typ.) |
| Operating Temp | -40°C to +85°C industrial grade; validated across full voltage and temperature range |
Pinout & Package
W25Q128FVEJQ is supplied in an 8-pin WSON 6×5-mm package (Package Code P), with exposed pad for thermal dissipation and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO when deasserted; must transition high→low after power-up before first instruction |
| DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional I/O1 in Dual/Quad SPI; requires QE=1 for Quad mode use |
| /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware lock for status register writes; becomes IO2 in Quad mode when QE=1; active-low function |
| GND | Ground Reference | Signal and power return path; decoupling capacitor required near VCC/GND pins |
| DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional I/O0 in Dual/Quad SPI; rising-edge sampled on CLK |
| CLK | Serial Clock Input | Master-generated timing signal; all I/O transitions referenced to CLK edges; max 104 MHz |
| /HOLD or /RESET (IO3) | Hold or Reset Input / Bidirectional I/O | Pauses ongoing operation when low (/HOLD); resets device when pulsed (/RESET); becomes IO3 in Quad mode (QE=1) |
| VCC | Power Supply | 2.7–3.6 V core supply; requires local 0.1 µF ceramic decoupling capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | Enables XIP with ≤8-clock instruction overhead per 24-bit address; supports wrap lengths of 8/16/32/64 bytes |
| Quad Peripheral Interface (QPI) | Reduces command/address/data overhead via 6-wire interface; eliminates instruction prefixing for sequential reads |
| Security Register Set | Three 256-byte OTP-lockable security registers for firmware keys, calibration data, or secure boot assets |
| JEDEC SFDP Support | Standardized, read-only 256-byte SFDP register (0x5A) enables automatic driver configuration without hard-coded parameters |
| Individual Block Lock | Per-sector lock/unlock via 0x36/0x39 instructions; independent of BP bits and non-volatile unless OTP-locked |
Applications
| IoT Edge Node Firmware Storage | Industrial PLC Boot Memory |
|---|---|
|
Use Scenario: Storing signed firmware images and OTA update payloads in battery-powered wireless sensors with limited PCB area. IC Role / Device Role / Timing Role: Non-volatile code and configuration store; supports secure boot verification via SFDP and security registers. Use Value: 4KB sector erase enables atomic firmware swaps; 1µA power-down current extends battery life between wake cycles. |
Use Scenario: Hosting bootloader and real-time OS kernel in programmable logic controllers requiring deterministic boot timing. IC Role / Device Role / Timing Role: XIP-capable boot memory accessed directly by ARM Cortex-M7 or RISC-V cores via QPI interface. Use Value: 104MHz QPI delivers >40MB/s sustained read throughput, reducing boot latency versus parallel flash alternatives. |
| Medical Device Parameter Retention | Automotive Infotainment UI Assets |
|
Use Scenario: Saving calibrated sensor offsets, user preferences, and audit logs in Class II medical equipment with regulatory data integrity requirements. IC Role / Device Role / Timing Role: Parameter and event log storage with hardware write protection and OTP-secured calibration constants. Use Value: Individual sector lock (0x36) prevents accidental overwrite of critical calibration data; 20-year retention meets FDA lifecycle expectations. |
Use Scenario: Caching graphical assets, voice prompts, and map tiles in automotive head units where thermal and vibration resilience are mandatory. IC Role / Device Role / Timing Role: High-reliability asset cache supporting fast UI rendering and seamless firmware updates over CAN FD. Use Value: -40°C to +85°C rating ensures operation under hood-adjacent mounting; 100K-cycle endurance tolerates frequent UI asset updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128M-bit, 104MHz max, SOIC-8 & WSON-8 packages; lacks QPI mode and SFDP register | Requires custom driver for extended commands; no auto-configurable timing parameters | Preferred where QPI/XIP not needed and legacy SPI driver reuse is prioritized |
| S25FL128SAGMFV001 | 128M-bit, 80MHz max, supports HyperBus but not QPI; includes on-die ECC and 4KB sector protection | Higher reliability for safety-critical logging; lower bandwidth limits real-time XIP performance | Selected when end-to-end data integrity (ECC + SEC/DED) outweighs raw speed requirements |
Compared with MX25L12833FZC-10G and S25FL128SAGMFV001, W25Q128FVEJQ uniquely balances QPI-enabled XIP throughput, JEDEC SFDP auto-configuration, and cost-effective WSON packaging - making it optimal for resource-constrained embedded designs needing both speed and driver portability.
Availability
W25Q128FVEJQ is available at Aetrix Electronics and suitable for IoT edge node firmware storage, industrial PLC boot memory, and medical device parameter retention requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for W25Q128FVEJQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and consumer markets since 1987.
The W25Q series targets high-performance embedded systems requiring reliable, pin-efficient code storage with advanced security and XIP capability - designed specifically for MCU-based applications where board space, power, and boot speed are critical constraints.
FAQ
What is the package type and footprint of W25Q128FVEJQ?
W25Q128FVEJQ uses an 8-pin WSON 6×5-mm package (Package Code P) with exposed thermal pad. It is compatible with standard reflow profiles and requires no special stencil design beyond IPC-7351B guidelines for 0.5-mm pitch QFN/WSON footprints. The pinout matches SOIC-8 for /CS, DO, /WP, GND, DI, CLK, /HOLD or /RESET, and VCC - enabling layout reuse in space-constrained designs.
Does W25Q128FVEJQ support Quad SPI mode out of the box?
No - W25Q128FVEJQ requires the Quad Enable (QE) bit in Status Register-2 to be set (0x31h write) to activate Quad SPI functionality. Until QE=1, /WP and /HOLD pins operate as hardware controls; after setting QE, they become IO2 and IO3. This configuration is non-volatile unless cleared, and must be verified post-power-up in production firmware.
How does the /HOLD pin behave when QE=1 in W25Q128FVEJQ?
When QE=1, the /HOLD pin on W25Q128FVEJQ is reassigned as IO3 for Quad SPI communication and no longer functions as a hold input. In this mode, hold functionality is unavailable - suspend/resume must be managed via software commands (0x75h/0x7Ah). The pin remains bidirectional and electrically compatible with standard SPI I/O drivers.
What unique identifier does W25Q128FVEJQ provide for device authentication?
W25Q128FVEJQ provides a factory-programmed, unalterable 64-bit Unique ID Number accessible via instruction 0x4Bh. This ID is globally unique per unit, supports cryptographic binding in secure boot flows, and is readable across all interface modes (Standard/Dual/Quad SPI and QPI) without requiring status register configuration.
Can W25Q128FVEJQ be used for Execute-in-Place (XIP) applications?
Yes - W25Q128FVEJQ supports true XIP via Continuous Read Mode and QPI interface. With ≤8-clock instruction overhead and 104MHz clock, it delivers deterministic access latency suitable for direct code execution from flash on Cortex-M, RISC-V, and other XIP-capable MCUs. Verified timing margins ensure stability across -40°C to +85°C and full voltage range.
W25Q128FVEJQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25Q128FVEJQ FAQ
1.How can I place an order for W25Q128FVEJQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVEJQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVEJQ reliable?
The price and inventory of W25Q128FVEJQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVEJQ is usually 5 days.
3.What payment methods are accepted for W25Q128FVEJQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVEJQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVEJQ?
W25Q128FVEJQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVEJQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVEJQ?
For technical support, including W25Q128FVEJQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVEJQ requirements.
6.How does Aetrix verify that W25Q128FVEJQ is sourced from the original manufacturer or authorized distributors?
All W25Q128FVEJQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVEJQ meets industry standards.
7.What is the process for return or replacement of W25Q128FVEJQ?
All W25Q128FVEJQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVEJQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVEJQ part is unused and in its original packaging.
Return procedure for W25Q128FVEJQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVEJQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
