My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVFIG
- Part No.:
- W25Q128FVFIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
W25Q128FVFIG.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,417
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVIG from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 2.7V to 3.6V with 104MHz max clock rate, 4KB uniform sector architecture, and integrated security registers. It enables XIP execution in embedded microcontrollers for boot code storage and firmware updates.
For engineers reviewing the W25Q128FVIG datasheet, W25Q128FVIG pinout, W25Q128FVIG application, or W25Q128FVIG equivalent, key selection criteria include Quad I/O timing compliance, 4KB sector erase granularity, JEDEC ID/SFDP register support, and /HOLD vs /RESET pin configuration across package variants.
Technical Context
The W25Q128FVIG implements a flexible SPI-compatible command set with hardware- and software-controlled write protection, including volatile/non-volatile status register bits (BP2–BP0, TB, SEC, CMP, SRP1/SRP0), quad enable (QE), and output driver strength (DRV1/DRV0). Its architecture supports concurrent erase/program suspend-resume operations.
It delivers true execute-in-place (XIP) capability via Continuous Read Mode with ≤8-clock instruction overhead and wrap lengths of 8/16/32/64 bytes. QPI mode reduces instruction overhead by encoding commands and addresses in 4-bit nibbles per clock cycle, enabling 416MHz effective throughput using 104MHz CLK.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Interface Support | Standard SPI, Dual I/O SPI, Quad I/O SPI, and QPI - all share same physical pins with mode-selectable functionality |
| Max Clock Rate | 104 MHz (SPI/QPI); enables 50 MB/s continuous read via Fast Read Quad I/O |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), plus 32 KB and 64 KB blocks - enables fine-grained firmware partitioning |
| Write Endurance | 100,000 program/erase cycles per sector - validated for long-life embedded logging and OTA update storage |
| Data Retention | 20 years at +85°C - meets industrial temperature lifecycle requirements without refresh |
| Security Features | Three 256-byte OTP-lockable Security Registers, 64-bit unique ID, SFDP register, and configurable array protection (top/bottom/complement/individual block) |
Pinout & Package
W25Q128FVIG is available in multiple industry-standard packages including 8-pin SOIC 208-mil (S), 8-pin VSOP 208-mil (T), 8-pin PDIP 300-mil (A), 8-pad WSON 6×5-mm (P), 8-pad WSON 8×6-mm (E), 16-pin SOIC 300-mil (F), and 24-ball TFBGA 8×6-mm (B/C). Pin functions are consistent across 8-pin variants except for /HOLD or /RESET multiplexing on pin 7.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO during deselect; required high→low transition after power-up before instruction acceptance |
| DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional in Dual/Quad modes; shares pin with IO1 in all multi-I/O configurations |
| /WP (IO2) | Hardware Write Protect / Bidirectional I/O | Active-low hardware lock for status register; repurposed as IO2 when QE=1 in Quad mode |
| GND | Ground Reference | Primary return path for VCC and I/O signals; decoupling capacitor placement critical for noise immunity |
| DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional in Dual/Quad modes; shares pin with IO0 in all multi-I/O configurations |
| CLK | Serial Clock Input | Edge-triggered timing reference for all SPI/QPI operations; max 104 MHz; requires clean signal integrity for reliable high-speed reads |
| /HOLD or /RESET (IO3) | Multiplexed Control Input | Active-low pause signal in Standard/Dual mode; dedicated /RESET in 16-pin SOIC; disabled and repurposed as IO3 when QE=1 |
| VCC | Power Supply | Single 2.7–3.6 V supply; 4 mA typical active current; <1 µA power-down current - enables low-power sleep states |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | Enables XIP with ≤8-clock address setup and configurable 8/16/32/64-byte wrap - eliminates instruction overhead per access |
| Quad Peripheral Interface (QPI) | Reduces command/address transmission time by 75% vs Standard SPI - improves throughput to 416 MHz equivalent |
| Erase/Program Suspend-Resume | Allows background erase or program to be paused for urgent read/write - essential for real-time firmware update handling |
| Volatile & Non-Volatile Status Register Bits | Enables field-upgradable protection schemes (e.g., BP bits, QE, DRV0/DRV1) without requiring factory reprogramming |
| JEDEC ID & SFDP Register | Permits automatic detection and configuration by host bootloader - eliminates hardcoded timing/register settings |
Applications
| Boot Code Storage | Firmware Over-the-Air Updates |
|---|---|
Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers during cold start. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Quad I/O interface delivering deterministic read latency under 100 ns. Use Value: Eliminates external RAM copy step; reduces boot time by >30% compared to parallel flash; supports secure boot via OTP-locked security registers. | Use Scenario: Receiving and validating encrypted firmware images in IoT edge nodes with limited RAM and no external storage. IC Role / Device Role / Timing Role: Dual-bank update storage with atomic sector swap - uses 4KB sector granularity to isolate validated image sections. Use Value: Enables fail-safe rollback; leverages suspend/resume to avoid interrupting sensor data logging during flash writes. |
| Industrial HMI Configuration | Automotive Infotainment Assets |
Use Scenario: Persisting UI themes, language packs, calibration data, and user preferences in factory HMIs operating at -40°C to +85°C. IC Role / Device Role / Timing Role: Parameter storage with hardware write protection (/WP pin + BP bits) preventing accidental corruption during ESD events. Use Value: Ensures data integrity over 20-year lifetime; avoids costly field recalls due to corrupted configuration sectors. | Use Scenario: Storing audio assets, map tiles, and voice recognition models in automotive head units compliant with AEC-Q100 Grade 3. IC Role / Device Role / Timing Role: High-bandwidth asset cache using Fast Read Quad I/O (6Bh) and QPI mode to sustain >45 MB/s streaming. Use Value: Meets real-time audio/video latency budgets; leverages unique 64-bit ID for anti-counterfeit verification in supply chain. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128Mb density, 104MHz max clock, but lacks QPI mode and SFDP register; uses different status register layout | No native QPI support limits high-throughput XIP performance; no auto-configurable timing via SFDP | Select when QPI and SFDP are not required and legacy Micron footprint compatibility is prioritized |
| S25FL128SAGMFI001 | 128Mb density, supports Octal DTR mode (up to 200MHz x8), includes built-in ECC; pinout differs in /HOLD and /RESET assignment | Higher bandwidth and error correction suit safety-critical storage; incompatible /RESET pin mapping prevents drop-in replacement | Select for ASIL-B systems needing ECC and higher throughput; requires PCB redesign due to pinout mismatch |
Compared with MX25L12833FZC-10G and S25FL128SAGMFI001, the W25Q128FVIG uniquely balances QPI-enabled XIP efficiency, 4KB sector flexibility, and JEDEC-compliant configurability - making it optimal for cost-sensitive, high-volume embedded designs requiring field-upgradable security and robust industrial temperature operation.
Availability
W25Q128FVIG is available at Aetrix Electronics and suitable for boot code storage, firmware OTA updates, industrial HMI configuration, and automotive infotainment assets requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for W25Q128FVIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions for consumer, industrial, and automotive markets.
The W25Q series targets high-performance, space-constrained embedded systems requiring fast, secure, and flexible non-volatile code and data storage - with emphasis on XIP capability, sector-level protection, and multi-vendor interoperability.
FAQ
What interface protocols does the W25Q128FVIG support, and how are they enabled?
The W25Q128FVIG supports Standard SPI, Dual I/O SPI, Quad I/O SPI, and Quad Peripheral Interface (QPI). Standard and Dual modes use DI/DO pins; Quad and QPI modes require setting the Quad Enable (QE) bit in Status Register-2. QPI is entered via the 38h instruction and exited with FFh. All modes share the same physical pins, with /WP and /HOLD repurposed as IO2 and IO3 when QE=1.
Does the W25Q128FVIG support execute-in-place (XIP), and what features enable it?
Yes, the W25Q128FVIG supports true XIP via Continuous Read Mode, which minimizes instruction overhead to as few as 8 clocks for address setup and supports 8/16/32/64-byte wrap lengths. Combined with Fast Read Quad I/O (6Bh) and QPI mode, it achieves up to 50 MB/s sustained read throughput - eliminating need for RAM shadowing in Cortex-M and RISC-V applications.
How is write protection implemented on the W25Q128FVIG, and what options are available?
The W25Q128FVIG implements layered write protection: hardware via /WP pin (active-low, disables status register writes), software via Block Protect (BP2–BP0), Top/Bottom (TB), Sector Protect (SEC), Complement (CMP), and Status Register Protect (SRP0/SRP1) bits - all configurable as volatile or non-volatile. It also supports individual sector/block locking (36h/39h) and global locking (7Eh/98h).
What package options are available for the W25Q128FVIG, and how do /HOLD and /RESET functions differ across them?
W25Q128FVIG is offered in 8-pin SOIC (S), VSOP (T), PDIP (A), WSON 6×5-mm (P), WSON 8×6-mm (E), 16-pin SOIC (F), and 24-ball TFBGA (B/C). In 8-pin packages, pin 7 is /HOLD or /RESET depending on Status Register settings; in 16-pin SOIC (F), /RESET is a dedicated pin (pin 3) independent of QE and HOLD/RST bits - enabling reliable reset without mode dependency.
What security features does the W25Q128FVIG provide beyond basic write protection?
Beyond standard write protection, the W25Q128FVIG includes three 256-byte Security Registers with OTP locks, a 64-bit unique serial number per device, JEDEC manufacturer/device ID, SFDP register for auto-configuration, and power supply lock-down for status register protection. These features support secure boot, anti-counterfeiting, and field-programmable security policies without external crypto controllers.
W25Q128FVFIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
W25Q128FVFIG FAQ
1.How can I place an order for W25Q128FVFIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVFIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVFIG reliable?
The price and inventory of W25Q128FVFIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVFIG is usually 5 days.
3.What payment methods are accepted for W25Q128FVFIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVFIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVFIG?
W25Q128FVFIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVFIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVFIG?
For technical support, including W25Q128FVFIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVFIG requirements.
6.How does Aetrix verify that W25Q128FVFIG is sourced from the original manufacturer or authorized distributors?
All W25Q128FVFIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVFIG meets industry standards.
7.What is the process for return or replacement of W25Q128FVFIG?
All W25Q128FVFIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVFIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVFIG part is unused and in its original packaging.
Return procedure for W25Q128FVFIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVFIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
