My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVPIG TR
- Part No.:
- W25Q128FVPIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128FVPIG TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,790
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVPIG TR from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating at up to 104MHz clock frequency with 50MB/s continuous read throughput. It features uniform 4KB sectors (4,096 total), 32KB/64KB blocks, 256-byte page programming, and supports execute-in-place (XIP) via Continuous Read Mode. It is used for code storage, firmware boot, and parameter retention in microcontroller-based embedded systems.
For engineers reviewing the W25Q128FVPIG TR datasheet, W25Q128FVPIG TR pinout, W25Q128FVPIG TR application, or W25Q128FVPIG TR equivalent, key selection criteria include Quad SPI enable (QE bit), /HOLD vs /RESET pin configuration per package, sector-level write protection granularity, JEDEC ID (EF4018), and SFDP register compliance for auto-configuration in modern bootloaders.
Technical Context
The W25Q128FVPIG TR implements a dual-mode I/O architecture: standard SPI uses dedicated DI/DO pins, while Dual/Quad SPI and QPI repurpose /WP and /HOLD as IO2/IO3 when the non-volatile Quad Enable (QE) bit in Status Register-2 is set. Its instruction set includes Fast Read Quad I/O (EBh), Word Read Quad I/O (E7h), and QPI mode entry (38h), enabling true XIP with ≤8-clock address overhead.
It integrates three 256-byte Security Registers with OTP locks, 64-bit unique ID, and flexible protection schemes - including volatile/non-volatile BP2–BP0, TB, SEC, CMP, and SRP bits - allowing hardware- and software-controlled locking of individual 4KB sectors or top/bottom array regions without firmware intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, and 2-cycle QPI - all sharing CLK, /CS, and bidirectional IOx pins |
| Max Clock Frequency | 104 MHz (SPI), enabling 208 MHz effective (Dual I/O) and 416 MHz effective (Quad I/O) data rates |
| Erase Granularity | Uniform 4 KB sectors (4,096), 32 KB blocks (256), 64 KB blocks (128), and full-chip erase |
| Write Endurance | 100,000 program/erase cycles per sector, with ≥20-year data retention at +25°C |
| Supply Voltage | 2.7 V to 3.6 V single supply; active current ≤4 mA, power-down current ≤1 µA (typ.) |
| Operating Temp | –40°C to +85°C industrial grade, qualified per JEDEC JESD22-A108 |
Pinout & Package
W25Q128FVPIG TR is supplied in an 8-pin SOIC 208-mil (Package Code S) with gull-wing leads, RoHS-compliant matte tin finish, and Pb-free construction. Pin 1 is marked by a beveled corner or dot; device orientation follows JEDEC MS-012.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable: high = standby (high-Z outputs), low = active communication; must transition high→low after power-up before first instruction |
| 2 DO (IO1) | Data Output / I/O1 | Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad SPI/QPI; driven only when /CS is low |
| 3 /WP (IO2) | Write Protect Input / I/O2 | Hardware sector lock enable (active low) in Standard/Dual SPI; becomes IO2 in Quad SPI when QE=1 |
| 4 GND | Ground Reference | Primary signal and power return; requires low-impedance connection to system ground plane |
| 5 DI (IO0) | Data Input / I/O0 | Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad SPI/QPI; samples on rising CLK edge |
| 6 CLK | Serial Clock Input | Master-generated timing signal; all I/O transitions referenced to rising/falling edges per mode |
| 7 /HOLD (IO3) | Hold Input / I/O3 | Pauses ongoing operation (active low); becomes IO3 in Quad SPI when QE=1; ignored if /CS is high |
| 8 VCC | Power Supply | 2.7–3.6 V core supply; requires local 100 nF ceramic decoupling capacitor placed ≤5 mm from pin |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | Enables XIP with ≤8-clock instruction overhead per 24-bit address; supports 8/16/32/64-byte wrap for burst streaming |
| Quad Peripheral Interface (QPI) | Reduces command/address/data overhead via 2-clock-cycle instructions; eliminates mode switching between SPI variants |
| Volatile & Non-Volatile Protection | BP2–BP0, TB, SEC, CMP, and SRP bits configurable in both volatile (power-loss reset) and non-volatile (OTP-lockable) modes |
| Security Registers | Three independent 256-byte registers with OTP lock bits; prevent unauthorized firmware or calibration data modification |
| JEDEC & SFDP Compliance | Reports manufacturer ID (EFh), device ID (4018h), and structured SFDP v1.5 register for automatic driver configuration |
| Unique Device ID | 64-bit factory-programmed serial number readable via 4Bh instruction; enables secure device authentication and traceability |
Applications
| Firmware Boot Storage | IoT Edge Device Configuration |
|---|---|
|
Use Scenario: Storing bootloader and application firmware for ARM Cortex-M microcontrollers in resource-constrained edge nodes. IC Role / Device Role / Timing Role: Primary non-volatile code storage accessed during cold start; supports XIP execution via Quad SPI to reduce RAM footprint. Use Value: Eliminates need for external RAM loading; 4KB sector erase enables atomic firmware updates without runtime interruption. |
Use Scenario: Holding calibrated sensor offsets, network credentials, and device-specific parameters in battery-powered smart sensors. IC Role / Device Role / Timing Role: Parameter retention memory with hardware write protection; accessed infrequently via SPI during initialization or OTA update. Use Value: Sector-level BP bits prevent accidental overwrite; 1µA power-down current extends battery life over multi-year deployments. |
| Industrial HMI Display Firmware | Automotive Infotainment UI Assets |
|
Use Scenario: Hosting GUI assets (fonts, icons, bitmaps) and localized language strings for touch-enabled human-machine interfaces. IC Role / Device Role / Timing Role: High-bandwidth read-only asset store; accessed via Fast Read Quad I/O (EBh) to sustain display refresh rates. Use Value: 50 MB/s throughput ensures zero-latency UI rendering; uniform 4KB sectors simplify partial asset updates in field service. |
Use Scenario: Storing compressed audio prompts, navigation map tiles, and theme resources in automotive infotainment head units. IC Role / Device Role / Timing Role: Secondary code/data partition isolated from main ECU flash; accessed via QPI for deterministic latency. Use Value: QPI's fixed 2-cycle instruction encoding guarantees consistent read timing across temperature; -40°C to +85°C rating meets AEC-Q100 Grade 3 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128Mb density, 104MHz max clock, but lacks QPI mode and SFDP register; uses legacy status register layout | No auto-configuration support; requires hardcoded driver initialization; no 64-bit UID | Select when QPI or SFDP is unnecessary and legacy toolchain compatibility is required |
| S25FL128SAGMFI000 | 128Mb, 133MHz, supports Octal DDR mode; includes hardware ECC and configurable dummy cycles | Better suited for high-reliability applications requiring error correction; higher pin count (16-pin SOIC) | Select when system demands ECC-protected reads or >104MHz bandwidth; verify PCB layout supports 16-pin footprint |
Compared with MX25L12833FZC-10G, W25Q128FVPIG TR offers QPI and SFDP for plug-and-play driver integration; versus S25FL128SAGMFI000, it trades ECC and Octal mode for lower pin count and cost, making it optimal for space- and budget-constrained MCU designs.
Availability
W25Q128FVPIG TR is available at Aetrix Electronics and suitable for firmware boot storage, IoT device configuration, industrial HMI displays, and automotive infotainment assets requiring stable component supply across production lifecycles.
Supply support for W25Q128FVPIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and consumer markets since 1987.
The W25Q series was designed specifically for embedded systems requiring high-speed, low-power, and secure code and data storage - emphasizing XIP capability, flexible protection, and standardized configuration via SFDP.
FAQ
What interface modes does the W25Q128FVPIG TR support, and how is Quad SPI enabled?
The W25Q128FVPIG TR supports Standard SPI, Dual SPI, Quad SPI, and QPI. Quad SPI is enabled by setting the non-volatile Quad Enable (QE) bit in Status Register-2 (bit 1 of SR2) using instruction 31h. When QE=1, pins /WP and /HOLD become IO2 and IO3 respectively; Standard SPI functions are disabled until QE is cleared. This configuration is persistent across power cycles unless overwritten.
Does the W25Q128FVPIG TR support execute-in-place (XIP), and what feature enables it?
Yes, the W25Q128FVPIG TR supports true XIP via its Continuous Read Mode, activated using instruction 0Ch (Burst Read with Wrap) or EBh (Fast Read Quad I/O). This mode reduces instruction overhead to as few as 8 clocks for address setup and enables seamless sequential reads across 8/16/32/64-byte boundaries - critical for running code directly from flash without RAM buffering.
How is hardware write protection implemented on the W25Q128FVPIG TR?
Hardware write protection on the W25Q128FVPIG TR uses the /WP pin (active low) in conjunction with status register bits BP2–BP0, TB, SEC, and CMP. When /WP is asserted, writes to protected sectors are blocked regardless of software commands. Protection granularity ranges from individual 4KB sectors to the full array, and settings can be made volatile (reset on power cycle) or non-volatile (locked permanently via SRP bits).
What is the purpose of the 64-bit Unique ID in the W25Q128FVPIG TR, and how is it accessed?
The 64-bit Unique ID in the W25Q128FVPIG TR provides device-level traceability and cryptographic binding for secure boot or anti-cloning. It is factory-programmed, read-only, and accessed via instruction 4Bh (Read Unique ID Number), which outputs the ID after a 4-byte address sequence. No write or erase operations affect this value.
Is the W25Q128FVPIG TR compatible with the JEDEC JESD216 standard, and why does that matter?
Yes, the W25Q128FVPIG TR implements the JEDEC JESD216 Serial Flash Discoverable Parameters (SFDP) register, accessible via instruction 5Ah. This allows host bootloaders to automatically detect memory geometry, timing parameters, and supported instructions - eliminating hard-coded driver assumptions and enabling one firmware image to support multiple flash vendors and densities.
W25Q128FVPIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25Q128FVPIG TR FAQ
1.How can I place an order for W25Q128FVPIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVPIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVPIG TR reliable?
The price and inventory of W25Q128FVPIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVPIG TR is usually 5 days.
3.What payment methods are accepted for W25Q128FVPIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVPIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVPIG TR?
W25Q128FVPIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVPIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVPIG TR?
For technical support, including W25Q128FVPIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVPIG TR requirements.
6.How does Aetrix verify that W25Q128FVPIG TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FVPIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVPIG TR meets industry standards.
7.What is the process for return or replacement of W25Q128FVPIG TR?
All W25Q128FVPIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVPIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVPIG TR part is unused and in its original packaging.
Return procedure for W25Q128FVPIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVPIG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
