My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVPJP TR
- Part No.:
- W25Q128FVPJP TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128FVPJP TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:4,349
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVPJP TR from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Standard/Dual/Quad SPI and QPI interfaces, operating at 2.7–3.6V with 104MHz max clock, 4KB uniform sector erase, and hardware write protection via /WP and /HOLD pins - used for code storage, XIP boot, and firmware updates in microcontroller-based embedded systems.
For engineers reviewing the W25Q128FVPJP TR datasheet, W25Q128FVPJP TR pinout, W25Q128FVPJP TR application, or W25Q128FVPJP TR equivalent, this page delivers verified package mapping (8-pin WSON 8x6-mm), confirmed pin functions, JEDEC ID support, SFDP register compliance, and real-world timing behavior for SPI/QPI mode selection and suspend/resume operations.
Technical Context
The W25Q128FVPJP TR implements a quad I/O-capable SPI peripheral with configurable IO0–IO3 pins, where /WP and /HOLD become IO2 and IO3 only when Quad Enable (QE) bit in Status Register-2 is set to 1. Its architecture supports true execute-in-place (XIP) via Continuous Read Mode with ≤8-clock instruction overhead and wrap lengths of 8/16/32/64 bytes.
It features dual-mode reset handling: on 8-pin packages like WSON, /HOLD or /RESET functionality is software-selectable via HOLD/RST bit in Status Register-1; on 16-pin SOIC, /RESET is dedicated and independent of register settings. Erase/program suspend/resume capability enables concurrent background operations without interrupting host communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Interface Support | Standard SPI, Dual I/O SPI, Quad I/O SPI, and QPI - all with single 104 MHz clock domain |
| Max Data Rate | 50 MB/s continuous read (via Fast Read Quad I/O or QPI) |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), plus 32 KB and 64 KB blocks |
| Write Endurance | 100,000 program/erase cycles per sector |
| Data Retention | 20 years at +85°C |
| Operating Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic systems without level shifting |
| Temperature Range | −40°C to +85°C - qualified for industrial-grade operation |
Pinout & Package
W25Q128FVPJP TR uses an 8-pad WSON package measuring 8 mm × 6 mm (Package Code E), with wettable flank leads for automated optical inspection. Pin 1 is marked by a dot; pinout follows standard SOIC/WSON orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO during deselect; required high-to-low transition after power-up before instruction acceptance |
| DO (IO1) | Data Output / Quad I/O Line 1 | Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad modes; driven low during /HOLD assertion |
| /WP (IO2) | Write Protect Input / Quad I/O Line 2 | Hardware lock for status register writes when QE=0; repurposed as IO2 when QE=1; active-low |
| GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-inductance connection for timing integrity |
| DI (IO0) | Data Input / Quad I/O Line 0 | Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad modes; sampled on CLK rising edge |
| CLK | Serial Clock Input | Master-controlled timing reference; supports up to 104 MHz; defines setup/hold windows for all I/O transitions |
| /HOLD or /RESET (IO3) | Hold/Reset Input / Quad I/O Line 3 | Selectable function: hold pauses ongoing transfers; reset clears internal state - both disabled when QE=1 |
| VCC | Power Supply | Single 2.7–3.6 V supply; decoupling capacitor (≥100 nF) required within 10 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 1-cycle per command, enabling deterministic XIP execution with no opcode prefix delays |
| Erase/Program Suspend & Resume | Allows host to pause background erase/write and service higher-priority reads, minimizing system latency impact |
| 64-bit Unique Serial Number | Factory-programmed, non-erasable identifier used for device authentication and secure firmware binding |
| Security Registers (3 × 256 B) | Dedicated OTP-lockable memory space for cryptographic keys, certificates, or calibration data - isolated from main array |
| SFDP Register Compliance | JEDEC JESD216-compliant parameter table enables automatic configuration by host bootloader without hard-coded timing values |
| Continuous Read with Wrap | Supports burst reads across 8/16/32/64-byte boundaries without address retransmission - essential for cache-line-aligned fetches |
Applications
| Industrial PLC Firmware Storage | Automotive Infotainment Boot Memory |
|---|---|
Use Scenario: Storing and executing boot loader and real-time control firmware in programmable logic controllers with extended temperature requirements. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP capability; provides deterministic 104 MHz SPI access and 4KB sector granularity for field-upgradable modules. Use Value: Enables zero-latency firmware execution directly from flash, eliminating RAM copy overhead while supporting secure over-the-air updates via protected security registers. | Use Scenario: Hosting boot images and UI assets in automotive head units requiring AEC-Q100 alignment and robust ESD immunity. IC Role / Device Role / Timing Role: High-reliability serial flash with −40°C to +85°C operation and JEDEC ID/SFDP support for auto-negotiated initialization in multi-vendor ECUs. Use Value: Delivers 50 MB/s read throughput for fast GUI rendering and supports hardware write protection to prevent unauthorized firmware modification during vehicle diagnostics. |
| Medical Device Configuration Storage | IoT Edge Node Parameter Memory |
Use Scenario: Retaining calibrated sensor offsets, user preferences, and audit logs in portable diagnostic equipment with strict data retention mandates. IC Role / Device Role / Timing Role: Parameter and configuration store with 20-year data retention, individual sector locking, and 100K-cycle endurance for frequent recalibration events. Use Value: Guarantees long-term integrity of clinical settings using non-volatile BP bits and OTP-locked security registers - compliant with IEC 62304 traceability requirements. | Use Scenario: Holding network credentials, OTA update metadata, and runtime state in battery-powered smart sensors deployed in remote locations. IC Role / Device Role / Timing Role: Low-power firmware and configuration memory with 1 µA deep power-down current and suspend/resume for energy-aware duty cycling. Use Value: Extends battery life by enabling rapid wake-from-sleep flash access and atomic sector updates without full chip erasure - critical for constrained LPWAN endpoints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128 M-bit, 104 MHz max clock, but lacks QPI mode and SFDP register; uses different status register layout | No native QPI support limits XIP efficiency; requires manual timing configuration instead of SFDP auto-detection | Choose when QPI and SFDP are not required and legacy SPI-only design compatibility is prioritized |
| S25FL128SAGMFI000 | 128 M-bit, supports Octal DTR mode (up to 200 MHz), includes hardware ECC and sector protection lock bits | Higher bandwidth and built-in error correction suit safety-critical applications; larger footprint (16-pin SOIC) | Prefer when system demands >50 MB/s throughput or functional safety certification (IEC 61508) is required |
Compared with MX25L12833FZC-10G and S25FL128SAGMFI000, the W25Q128FVPJP TR uniquely balances QPI-enabled XIP performance, SFDP-driven configurability, and compact 8x6-mm WSON packaging - making it optimal for space-constrained industrial and automotive designs needing deterministic boot and secure field updates.
Availability
W25Q128FVPJP TR is available at Aetrix Electronics and suitable for industrial control, automotive infotainment, medical diagnostics, and IoT edge node applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for W25Q128FVPJP TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions for embedded, communications, and consumer markets.
The W25Q series targets high-performance, low-power serial NOR flash applications - designed specifically for code shadowing, execute-in-place (XIP), and secure firmware storage in resource-constrained microcontroller systems.
FAQ
What interface protocols does the W25Q128FVPJP TR support?
The W25Q128FVPJP TR supports Standard SPI, Dual I/O SPI, Quad I/O SPI, and Quad Peripheral Interface (QPI). QPI mode reduces instruction overhead to one clock cycle per command and enables true execute-in-place (XIP) operation. All modes operate with a single 104 MHz clock signal, delivering up to 50 MB/s continuous read throughput in Quad I/O or QPI configurations. The W25Q128FVPJP TR requires the Quad Enable (QE) bit in Status Register-2 to be set to activate IO2 (/WP) and IO3 (/HOLD) for Quad operations.
Does the W25Q128FVPJP TR include hardware write protection features?
Yes, the W25Q128FVPJP TR provides multiple hardware write protection mechanisms: an active-low /WP pin for status register locking, top/bottom block protect (TB) bits, sector/block protect (BP2–BP0) bits, complement protect (CMP), and security register OTP locks. These features allow selective protection of 4 KB sectors up to the entire 16 MB array. Protection can be configured as volatile (reset on power cycle) or non-volatile (retained across power cycles), and the W25Q128FVPJP TR supports individual sector lock/unlock commands (36h/39h) for fine-grained control.
What is the package type and pin count of the W25Q128FVPJP TR?
The W25Q128FVPJP TR uses an 8-pad WSON package measuring 8 mm × 6 mm (Package Code E), with wettable flank leads for reliable solder joint inspection. It has eight terminals: /CS, DO (IO1), /WP (IO2), GND, DI (IO0), CLK, /HOLD or /RESET (IO3), and VCC. Pin 1 is marked by a dot; the pinout matches standard 8-pin SOIC/VSOP orientation. This compact footprint supports high-density PCB layouts while maintaining full SPI/QPI functionality without requiring additional reset or hold pins.
How does the W25Q128FVPJP TR handle reset functionality in its 8-pin WSON package?
In the W25Q128FVPJP TR's 8-pin WSON package, the /HOLD or /RESET function is implemented on pin 7 (IO3) and is software-selectable via the HOLD/RST bit in Status Register-1. When HOLD/RST = 0, pin 7 operates as /HOLD; when HOLD/RST = 1, it functions as /RESET. This dual-mode capability eliminates the need for a dedicated reset pin while preserving pin count. Note that both /HOLD and /RESET functions are disabled when Quad Enable (QE) = 1, as pin 7 becomes IO3 for Quad I/O operations.
What unique identifiers and security features are integrated into the W25Q128FVPJP TR?
The W25Q128FVPJP TR integrates a factory-programmed 64-bit unique serial number (readable via 4Bh instruction), three 256-byte security registers with OTP lock bits (42h/44h/48h), and JEDEC-standard manufacturer/device ID (90h/9Fh) plus SFDP register (5Ah). These features enable device authentication, secure key storage, and bootloader auto-configuration. The security registers are electrically isolated from main memory and support one-time programming to prevent tampering - making the W25Q128FVPJP TR suitable for applications requiring firmware integrity verification and cryptographic key protection.
W25Q128FVPJP TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25Q128FVPJP TR FAQ
1.How can I place an order for W25Q128FVPJP TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVPJP TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVPJP TR reliable?
The price and inventory of W25Q128FVPJP TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVPJP TR is usually 5 days.
3.What payment methods are accepted for W25Q128FVPJP TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVPJP TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVPJP TR?
W25Q128FVPJP TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVPJP TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVPJP TR?
For technical support, including W25Q128FVPJP TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVPJP TR requirements.
6.How does Aetrix verify that W25Q128FVPJP TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FVPJP TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVPJP TR meets industry standards.
7.What is the process for return or replacement of W25Q128FVPJP TR?
All W25Q128FVPJP TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVPJP TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVPJP TR part is unused and in its original packaging.
Return procedure for W25Q128FVPJP TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVPJP TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
