My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVSIQ TR
- Part No.:
- W25Q128FVSIQ TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128FVSIQ TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,733
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVSIQ TR from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating at up to 104MHz clock frequency with 50MB/s continuous read throughput. It features uniform 4KB sectors (4,096 total), 32KB/64KB blocks, 256-byte page programming, and supports execute-in-place (XIP) operation for code storage in microcontroller boot applications.
For engineers reviewing the W25Q128FVSIQ TR datasheet, W25Q128FVSIQ TR pinout, W25Q128FVSIQ TR application, or W25Q128FVSIQ TR equivalent, key selection criteria include Quad Enable (QE) bit configuration, /HOLD vs /RESET pin behavior per package, sector protection granularity, SFDP register support, and power-down current (<1µA typical) in embedded and space-constrained designs.
Technical Context
The W25Q128FVSIQ TR implements a flexible SPI-compatible command set with volatile/non-volatile status register control (BP0–BP2, TB, SEC, CMP, SRP0/SRP1, QE, DRV0/DRV1, HOLD/RST), enabling hardware- and software-based memory protection down to individual 4KB sectors. Its QPI mode reduces instruction overhead via 2-clock-cycle opcodes, while Continuous Read Mode requires only 8 clocks to initiate address access - critical for deterministic XIP latency.
It integrates three 256-byte Security Registers with OTP locks, a 64-bit unique ID, JEDEC-compliant manufacturer/device ID, and SFDP register for discoverable timing and feature parameters. The device supports Erase/Program Suspend & Resume, allowing background operations to be paused for higher-priority tasks without data loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) organized as 65,536 × 256-byte pages |
| Interface Support | Standard SPI, Dual I/O SPI, Quad I/O SPI, and Quad Peripheral Interface (QPI) |
| Max Clock Frequency | 104 MHz (SPI); enables 208 MHz dual-I/O and 416 MHz quad-I/O effective throughput |
| Erase Granularity | Uniform 4 KB sectors (4,096), 32 KB blocks (256), 64 KB blocks (128), and full-chip erase |
| Write Endurance | 100,000 program/erase cycles per sector |
| Data Retention | 20 years at +25°C; validated per JEDEC JESD22-A117 |
| Supply Voltage | 2.7 V to 3.6 V single supply; compatible with 3.3 V logic systems |
| Power Consumption | 4 mA active current (typ.), <1 µA power-down current (typ.) |
Pinout & Package
W25Q128FVSIQ TR uses an 8-pin SOIC 208-mil (Package Code S) with exposed pad, compliant with RoHS and halogen-free standards. Pin functions are shared across SPI modes: IO0–IO3 serve as DI/DO/WP/HOLD in standard/dual mode, and as bidirectional I/Os in quad/QPI mode when Quad Enable (QE) bit is set.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO and standby current when deasserted |
| DO (IO1) | Data Output / I/O1 | Unidirectional output in standard SPI; bidirectional I/O in dual/quad modes |
| /WP (IO2) | Write Protect Input / I/O2 | Hardware lock for status register; repurposed as IO2 when QE=1 |
| GND | Ground Reference | Signal and power return path; decoupling capacitor required near VCC pin |
| DI (IO0) | Data Input / I/O0 | Unidirectional input in standard SPI; bidirectional I/O in dual/quad modes |
| CLK | Serial Clock Input | Rising-edge sampling for input, falling-edge sampling for output |
| /HOLD or /RESET (IO3) | Hold/Reset Input / I/O3 | Pauses ongoing SPI transfer when low; function depends on QE and Status Register setting |
| VCC | Power Supply | 2.7–3.6 V supply; requires local 0.1 µF ceramic decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clock cycles per opcode, enabling deterministic XIP execution latency |
| Continuous Read Mode | Supports 8/16/32/64-byte wrap; initiates read with only 8 clocks after instruction, minimizing bus occupancy |
| Erase/Program Suspend & Resume | Allows interruption of long-duration erase/program operations to service time-critical interrupts without corruption |
| Security Registers | Three 256-byte OTP-lockable registers for secure key storage, firmware signature, or calibration data |
| SFDP Register | JEDEC JESD216-compliant flash parameter table enabling automatic driver configuration in bootloader environments |
| Unique 64-bit ID | Factory-programmed per-device serial number used for secure device authentication and traceability |
Applications
| Boot Code Storage | Firmware Update Storage |
|---|---|
Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers requiring fast, reliable non-volatile code storage. IC Role / Device Role / Timing Role: Serial NOR flash providing XIP-capable instruction fetch via Quad SPI interface with sub-100 ns effective access latency. Use Value: Enables direct code execution from flash without RAM copy, reducing BOM cost and boot time by eliminating intermediate load phases. | Use Scenario: Holding field-upgradable firmware images in industrial gateways, where over-the-air (OTA) updates must preserve previous version until validation completes. IC Role / Device Role / Timing Role: Non-volatile storage with atomic sector erase and suspend/resume, ensuring update integrity during power loss or reset. Use Value: Supports safe dual-bank firmware swapping using independent 4KB sector locking, preventing bricking during partial writes. |
| Configuration & Calibration Data | Secure Key Storage |
Use Scenario: Retaining device-specific calibration coefficients, sensor offsets, and user preferences across power cycles in medical instrumentation. IC Role / Device Role / Timing Role: Parameter storage with hardware write-protection (via /WP pin and BP bits) and software-controlled sector locking. Use Value: Prevents accidental or malicious overwrite of critical calibration data while allowing runtime updates to non-protected sectors. | Use Scenario: Storing cryptographic keys, TLS certificates, and secure boot signatures in payment terminals and IoT edge nodes. IC Role / Device Role / Timing Role: Tamper-resistant storage using OTP-locked Security Registers and 64-bit unique ID for device binding. Use Value: Provides hardware-enforced isolation for secrets, meeting FIPS 140-2 Level 1 and Common Criteria EAL2+ requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128Mb density, 104MHz max clock, but lacks QPI mode and SFDP register; uses different security register layout | Requires modified driver stack for instruction set and no auto-discovery of timing parameters | Select when QPI and SFDP are not required and existing Macronix driver support exists |
| S25FL128SAGMFI001 | 128Mb density, supports Octal DTR mode (up to 200MHz), includes hardware ECC and configurable reset pin behavior | Better suited for high-reliability automotive applications with AEC-Q100 Grade 2 qualification | Select when higher bandwidth, built-in ECC, or automotive qualification is mandatory |
Compared with MX25L12833FZC-10G and S25FL128SAGMFI001, the W25Q128FVSIQ TR offers balanced performance with QPI and SFDP for rapid integration in cost-sensitive consumer and industrial designs, while retaining robust security features and 20-year data retention without requiring automotive-grade qualification or octal interface complexity.
Availability
W25Q128FVSIQ TR is available at Aetrix Electronics and suitable for boot code storage, firmware update storage, configuration data retention, secure key management, and industrial HMI applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for W25Q128FVSIQ TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions including NOR/NAND flash, SRAM, and mobile DRAM, serving industrial, communications, and consumer markets since 1987.
The W25Q series targets embedded systems requiring high-speed, low-power, and secure serial flash for code execution and data storage, with emphasis on XIP capability, flexible protection schemes, and standardized parameter discovery via SFDP.
FAQ
What is the package type and lead count of the W25Q128FVSIQ TR?
The W25Q128FVSIQ TR uses an 8-pin SOIC 208-mil package (Package Code S) with gull-wing leads and an exposed pad. It is RoHS-compliant, halogen-free, and rated for industrial temperature range (−40°C to +85°C). This package matches the pinout shown in Figure 1a of the official Winbond datasheet Revision M.
Does the W25Q128FVSIQ TR support Quad SPI and QPI modes, and how is Quad Enable configured?
Yes, the W25Q128FVSIQ TR supports both Quad SPI and QPI modes. Quad operation requires the non-volatile Quad Enable (QE) bit in Status Register-2 to be set to '1'. When QE=1, the /WP and /HOLD pins become IO2 and IO3 respectively; this configuration is persistent across power cycles unless explicitly cleared.
What is the minimum and maximum supply voltage for reliable operation of the W25Q128FVSIQ TR?
The W25Q128FVSIQ TR operates reliably across a supply voltage range of 2.7 V to 3.6 V. Operation below 2.7 V may cause undefined behavior or failure to execute commands; above 3.6 V risks permanent damage. Decoupling capacitance (≥0.1 µF ceramic) must be placed adjacent to the VCC pin per datasheet Section 9.4.
How many program/erase cycles does the W25Q128FVSIQ TR guarantee, and what is its data retention specification?
The W25Q128FVSIQ TR guarantees a minimum of 100,000 program/erase cycles per sector and 20 years of data retention at +25°C, as validated per JEDEC JESD22-A117. Retention decreases logarithmically with temperature; at +85°C, retention is specified at ≥10 years.
Can the W25Q128FVSIQ TR be used for execute-in-place (XIP) applications, and what features enable this capability?
Yes, the W25Q128FVSIQ TR is explicitly designed for XIP operation. Key enablers include Continuous Read Mode (with ≤8-clock instruction overhead), Fast Read Quad I/O (6Bh) and QPI instructions, uniform 4KB sector architecture for fine-grained code mapping, and deterministic latency under sustained read loads - all documented in Sections 1 and 6.1 of the datasheet.
W25Q128FVSIQ TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128FVSIQ TR FAQ
1.How can I place an order for W25Q128FVSIQ TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVSIQ TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVSIQ TR reliable?
The price and inventory of W25Q128FVSIQ TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVSIQ TR is usually 5 days.
3.What payment methods are accepted for W25Q128FVSIQ TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVSIQ TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVSIQ TR?
W25Q128FVSIQ TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVSIQ TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVSIQ TR?
For technical support, including W25Q128FVSIQ TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVSIQ TR requirements.
6.How does Aetrix verify that W25Q128FVSIQ TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FVSIQ TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVSIQ TR meets industry standards.
7.What is the process for return or replacement of W25Q128FVSIQ TR?
All W25Q128FVSIQ TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVSIQ TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVSIQ TR part is unused and in its original packaging.
Return procedure for W25Q128FVSIQ TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVSIQ TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
