My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVSJQ
- Part No.:
- W25Q128FVSJQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128FVSJQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVSJQ from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 2.7V to 3.6V with 104MHz max clock, 4KB uniform sectors, and hardware write protection via /WP and /HOLD pins. It enables XIP execution in embedded boot code storage, firmware update storage, and parameter logging in space-constrained industrial controllers.
For engineers reviewing the W25Q128FVSJQ datasheet, W25Q128FVSJQ pinout, W25Q128FVSJQ application, or W25Q128FVSJQ equivalent, key selection criteria include Quad SPI timing compliance, 4KB sector erase granularity, /RESET pin availability in SOIC-16 variants, and JEDEC SFDP register support for auto-configuration.
Technical Context
The W25Q128FVSJQ implements a flexible SPI-compatible command set with volatile/non-volatile status register control (BP2–BP0, QE, TB, SEC, CMP, SRP0/SRP1), enabling configurable memory protection at sector, block, or full-array level. Its architecture supports simultaneous erase/program suspend-resume and continuous read with wrap modes (8/16/32/64-byte).
It delivers true execute-in-place (XIP) capability via Fast Read Quad I/O (EBh) and QPI (38h) modes, achieving up to 416MHz effective throughput. The device uses a 65,536 × 256-byte page array, with 4,096 erasable 4KB sectors and 256 erasable 64KB blocks - all accessible through standardized instruction opcodes including 9Fh (JEDEC ID), 4Bh (Unique ID), and 5Ah (SFDP).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 pages × 256 bytes - enables full firmware image storage in compact footprint. |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, and QPI - selectable via Status Register QE bit and instruction set; supports legacy and high-speed host drivers. |
| Max Clock Frequency | 104 MHz (SPI), yielding 208 MHz (Dual I/O) or 416 MHz (Quad I/O) effective data rate - exceeds parallel Flash bandwidth in pin-limited designs. |
| Erase Granularity | Uniform 4KB sectors (4,096 total), plus 32KB/64KB blocks - allows fine-grained field updates without disturbing adjacent configuration data. |
| Write Endurance | 100,000 program/erase cycles per sector - supports frequent OTA firmware patching in IoT edge nodes. |
| Data Retention | 20 years at +85°C - ensures long-term reliability in automotive infotainment and industrial HMIs. |
| Supply Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic rails and brown-out tolerant power domains. |
| Operating Temp | −40°C to +85°C - qualified for extended temperature industrial and networking equipment. |
Pinout & Package
W25Q128FVSJQ is supplied in an 8-pin SOIC 208-mil package (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. Pin 7 functions as /HOLD in Standard/Dual SPI mode; when QE=1, it becomes IO3 for Quad SPI operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: drives DO/IOx to high-Z when deasserted; required low-to-high transition before first instruction after power-up. |
| DO / IO1 (Pin 2) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional data lane 1 in Dual/Quad SPI - used for instruction, address, and data transfer. |
| /WP / IO2 (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware lock for Status Register writes when active low; repurposed as IO2 in Quad SPI mode (QE=1). |
| GND (Pin 4) | Ground Reference | Primary return path for VCC and signal currents; must be low-impedance to maintain timing integrity during high-speed reads. |
| DI / IO0 (Pin 5) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional data lane 0 in Dual/Quad SPI - carries commands and addresses on rising CLK edge. |
| CLK (Pin 6) | Serial Clock Input | Synchronizes all SPI/QPI transfers; timing-critical path requiring controlled impedance routing and minimal skew vs. /CS and IO lines. |
| /HOLD or /RESET / IO3 (Pin 7) | Hold or Reset Input / Bidirectional I/O | Pauses ongoing operations when asserted low; functions as /RESET only in 16-pin SOIC variant - not available as /RESET in 8-pin SOIC W25Q128FVSJQ. |
| VCC (Pin 8) | Power Supply | 2.7–3.6 V supply; requires local 100 nF ceramic decoupling near pin to suppress switching noise during page programming. |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to single-cycle opcodes (e.g., 38h enter, FFh exit), enabling deterministic latency for real-time XIP execution. |
| Erase/Program Suspend-Resume | Allows background read access during long erase cycles (e.g., chip erase), critical for responsive HMI and multitasking bootloaders. |
| 64-bit Unique Serial Number | Enables secure device binding and firmware licensing without external EEPROM or cryptographic co-processor. |
| JEDEC SFDP Register | Provides standardized, host-readable parameter table (5Ah) for automatic driver initialization - eliminates hardcoded timing constants. |
| Three 256-byte Security Registers | Supports OTP-lockable keys and credentials; each register has independent lock bits (LB1–LB3) for hierarchical access control. |
| Continuous Read with Wrap | Eliminates address rollover overhead: burst reads of 8/16/32/64 bytes auto-wrap within page boundary, optimizing DMA buffer alignment. |
Applications
| Boot Code Storage | Firmware Update Storage |
|---|---|
Use Scenario: Storing primary bootloader and initial application code executed directly from flash on MCU reset. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Quad I/O interface delivering sub-100 ns effective access latency. Use Value: Eliminates external RAM copy step, reducing BOM cost and boot time by >30% in Cortex-M7/M33-based motor drives. | Use Scenario: Holding validated firmware images for over-the-air (OTA) updates in cellular gateways and smart meters. IC Role / Device Role / Timing Role: Dual-bank capable storage with atomic sector swap - enables fail-safe rollback using 4KB sector granularity. Use Value: Guarantees update integrity under power loss; supports concurrent download and verification without halting system operation. |
| Parameter & Configuration Logging | Industrial HMI Display Data |
Use Scenario: Recording calibration coefficients, sensor offsets, and runtime diagnostics in factory automation PLCs. IC Role / Device Role / Timing Role: High-endurance 4KB sector storage with hardware write protection (/WP pin + BP bits) preventing accidental overwrite. Use Value: Achieves >10⁵ write cycles per sector - supports daily recalibration logs for 27+ years at 10 writes/day. | Use Scenario: Caching GUI assets (fonts, icons, screen layouts) for ARM-based HMIs in packaging machinery. IC Role / Device Role / Timing Role: High-bandwidth Quad I/O interface feeding DMA-controlled LCD controller at >30 MB/s sustained rate. Use Value: Enables 1080p GUI refresh at 60 Hz without frame tearing or CPU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZNI-10G | 128Mb density, 104MHz max clock, SOIC-8 208-mil, but lacks QPI mode and SFDP register; uses different status register layout. | No QPI or SFDP support limits auto-configuration in Linux MTD drivers; requires custom timing tables. | Select when QPI/XIP is unnecessary and legacy SPI-only host compatibility is prioritized. |
| S25FL128SAGMFI001 | 128Mb, 133MHz, SOIC-16 300-mil with dedicated /RESET pin; includes HyperBus interface option (not supported by W25Q128FVSJQ). | Dedicated /RESET simplifies reset sequencing in safety-critical systems; HyperBus adds higher bandwidth but increases host complexity. | Prefer when hardware reset independence is mandatory or future bandwidth scalability via HyperBus is planned. |
Compared with MX25L12833FZNI-10G and S25FL128SAGMFI001, W25Q128FVSJQ offers unique QPI mode and JEDEC SFDP support for plug-and-play driver integration, while maintaining identical 8-pin SOIC footprint and 4KB sector architecture - making it optimal for cost-sensitive, XIP-enabled microcontroller platforms.
Availability
W25Q128FVSJQ is available at Aetrix Electronics and suitable for industrial control systems, automotive telematics modules, and consumer IoT gateways requiring stable component supply across multi-year production cycles.
Supply support for W25Q128FVSJQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including NOR/NAND flash and PSRAM, with global manufacturing and quality certifications.
The W25Q series targets embedded systems needing reliable, high-speed serial flash for code storage and data logging, emphasizing XIP capability, security registers, and JEDEC-standard interoperability.
FAQ
What interface protocols does the W25Q128FVSJQ support?
The W25Q128FVSJQ supports Standard SPI, Dual SPI, Quad SPI, and Quad Peripheral Interface (QPI) protocols. QPI mode is enabled by setting the Quad Enable (QE) bit in Status Register-2 and using the 38h instruction. All modes share the same physical pins (IO0–IO3), with /WP and /HOLD repurposed as IO2 and IO3 respectively in Quad SPI/QPI operation. The W25Q128FVSJQ does not support Octal or HyperBus interfaces.
Does the W25Q128FVSJQ have a dedicated /RESET pin?
No, the W25Q128FVSJQ in its 8-pin SOIC 208-mil package (S-code) does not include a dedicated /RESET pin. Pin 7 functions as /HOLD in Standard/Dual SPI mode and as IO3 in Quad SPI/QPI mode. A dedicated /RESET is only available in the 16-pin SOIC 300-mil variant (package code F); the W25Q128FVSJQ specifically uses the 8-pin configuration.
How many 4KB sectors does the W25Q128FVSJQ contain?
The W25Q128FVSJQ contains exactly 4,096 erasable 4KB sectors, derived from its 128M-bit (16MB) capacity divided by 4,096 bytes per sector. This uniform sector architecture enables precise firmware partitioning - for example, allocating separate sectors for bootloader, application, and configuration - and is confirmed in Section 1 of the datasheet.
Can the W25Q128FVSJQ be used for Execute-in-Place (XIP) operation?
Yes, the W25Q128FVSJQ supports true XIP via Fast Read Quad I/O (EBh) and QPI (38h) instructions, achieving up to 416MHz effective throughput. Its Continuous Read Mode requires only 8 clocks to address memory, minimizing instruction overhead. XIP functionality is validated in microcontroller platforms including NXP i.MX RT and STMicroelectronics STM32H7 series when configured with appropriate prefetch and cache settings.
What security features are implemented in the W25Q128FVSJQ?
The W25Q128FVSJQ includes hardware write protection (/WP pin), programmable status register locks (SRP0/SRP1), individual sector/block locking (36h/39h), 64-bit unique ID (4Bh), JEDEC SFDP register (5Ah), and three 256-byte one-time-programmable (OTP) security registers (LB1–LB3). These features collectively enable secure boot key storage, firmware anti-rollback, and device identity binding - all without requiring external security ICs.
W25Q128FVSJQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128FVSJQ FAQ
1.How can I place an order for W25Q128FVSJQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVSJQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVSJQ reliable?
The price and inventory of W25Q128FVSJQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVSJQ is usually 5 days.
3.What payment methods are accepted for W25Q128FVSJQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVSJQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVSJQ?
W25Q128FVSJQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVSJQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVSJQ?
For technical support, including W25Q128FVSJQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVSJQ requirements.
6.How does Aetrix verify that W25Q128FVSJQ is sourced from the original manufacturer or authorized distributors?
All W25Q128FVSJQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVSJQ meets industry standards.
7.What is the process for return or replacement of W25Q128FVSJQ?
All W25Q128FVSJQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVSJQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVSJQ part is unused and in its original packaging.
Return procedure for W25Q128FVSJQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVSJQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
