My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVTIG TR
- Part No.:
- W25Q128FVTIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128FVTIG TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,994
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVTIG TR from Winbond is a 3.3V, 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces. It features 4KB uniform sectors, 104MHz max clock frequency, 50MB/s continuous read throughput, and operates across -40°C to +85°C. It enables execute-in-place (XIP) code execution in embedded microcontrollers and stores firmware, configuration data, and boot images.
For engineers reviewing the W25Q128FVTIG TR datasheet, W25Q128FVTIG TR pinout, W25Q128FVTIG TR application, or W25Q128FVTIG TR equivalent, key selection criteria include Quad SPI enable (QE bit), /HOLD vs /RESET pin mapping per package, sector protection granularity, power-down current (<1µA), and JEDEC SFDP register compatibility for auto-configuration.
Technical Context
The W25Q128FVTIG TR implements a flexible SPI-compatible command set with hardware-supported Dual/Quad I/O modes enabled via non-volatile QE bit in Status Register-2. Its architecture supports true XIP via Continuous Read Mode with ≤8-clock instruction overhead and wrap-length options (8/16/32/64-byte).
It integrates three 256-byte security registers with OTP locks, 64-bit unique ID, and configurable write protection using volatile/non-volatile BP/TB/SEC/CMP bits. The /WP and /HOLD pins function as IO2 and IO3 respectively only when QE=0; they are repurposed for Quad I/O when QE=1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Interface Support | Standard SPI, Dual SPI, Quad SPI, and QPI - requires QE bit set for Quad I/O mode |
| Max Clock Frequency | 104 MHz (SPI); 208 MHz equiv. (Dual I/O); 416 MHz equiv. (Quad I/O) |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), plus 32 KB and 64 KB blocks |
| Write Endurance | 100,000 program/erase cycles per sector |
| Data Retention | 20 years at +85°C, guaranteed over full industrial temperature range |
| Power Supply | Single 2.7–3.6 V supply; active current ≤4 mA, power-down ≤1 µA (typ.) |
Pinout & Package
W25Q128FVTIG TR uses an 8-pin WSON 6x5-mm package (Package Code P), with exposed pad for thermal dissipation. Pin 1 is /CS; pin 2 is DO (IO1); pin 3 is /WP (IO2); pin 4 is GND; pin 5 is DI (IO0); pin 6 is CLK; pin 7 is /HOLD or /RESET (IO3); pin 8 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: high = device deselected (high-Z outputs, standby current); low = device selected and responsive to commands |
| DO / IO1 (Pin 2) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional in Dual/Quad SPI; used for status/data reads on falling CLK edge |
| /WP / IO2 (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware lock for Status Register when QE=0; becomes IO2 in Quad mode (QE=1), disabling hardware WP |
| GND (Pin 4) | Ground Reference | Primary return path for VCC and all I/O signals; must be low-impedance connection for timing integrity |
| DI / IO0 (Pin 5) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional in Dual/Quad SPI; accepts instructions/addresses/data on rising CLK edge |
| CLK (Pin 6) | Serial Clock Input | Master-generated timing reference for all SPI/QPI transfers; determines max interface speed (up to 104 MHz) |
| /HOLD or /RESET / IO3 (Pin 7) | Hold or Reset Input / Bidirectional I/O | HOLD pauses ongoing transfers when active low (QE=0); RESET performs hardware reset (QE=0); becomes IO3 in Quad mode (QE=1) |
| VCC (Pin 8) | Power Supply | 2.7–3.6 V single supply; powers core logic, charge pumps, and I/O buffers; decoupling capacitor required |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | Enables true XIP with ≤8-clock instruction overhead and configurable wrap lengths (8/16/32/64 bytes) |
| Quad Peripheral Interface (QPI) | Reduces instruction overhead via 4-bit-wide command/address/data transfers; requires QE bit set in SR2 |
| Flexible Memory Protection | Combines hardware /WP pin, volatile/non-volatile BP/TB/SEC/CMP bits, and individual sector lock/unlock commands |
| Security Registers | Three 256-byte OTP-lockable registers for keys, certificates, or sensitive configuration data |
| JEDEC SFDP Compliance | Provides standardized, controller-readable parameter table for automatic configuration of timing, voltage, and feature sets |
Applications
| Industrial PLC Firmware Storage | Automotive Infotainment Boot Memory |
|---|---|
Use Scenario: Storing firmware images and real-time control logic for programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Non-volatile code storage with execute-in-place capability via Quad SPI interface to reduce external RAM footprint. Use Value: 4KB sector erase enables field-upgradable modules without erasing entire firmware; 20-year data retention ensures long-term reliability without refresh. | Use Scenario: Holding boot code, OS kernel, and UI assets for head-unit systems requiring fast cold-start and secure OTA updates. IC Role / Device Role / Timing Role: Primary boot memory mapped to MCU's external memory bus via QPI for sub-100ms boot latency. Use Value: 50MB/s continuous read rate and 104MHz clock support meet automotive boot timing budgets; security registers store cryptographic keys for signed update verification. |
| Medical Device Configuration Archive | IoT Edge Gateway Parameter Store |
Use Scenario: Archiving calibration data, user preferences, and audit logs in portable diagnostic equipment with strict regulatory traceability requirements. IC Role / Device Role / Timing Role: Parameter storage with hardware write-protection (/WP pin + BP bits) to prevent accidental or malicious corruption. Use Value: Individual sector lock/unlock commands allow selective write access per data type; 64-bit unique ID enables device-level serialization and compliance logging. | Use Scenario: Persisting network credentials, sensor calibration offsets, and firmware version metadata in battery-powered smart gateways. IC Role / Device Role / Timing Role: Low-power configuration store using <1µA power-down mode during sleep cycles to extend battery life. Use Value: Uniform 4KB sectors simplify wear-leveling algorithms; SFDP register allows runtime detection of timing parameters for adaptive clock scaling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128Mb density, 104MHz max clock, but lacks QPI mode and SFDP register; uses different status register layout | No native QPI support limits XIP performance in bandwidth-constrained designs; no auto-configuration capability | Select when QPI and SFDP are unnecessary and legacy Macronix toolchain compatibility is required |
| S25FL128SAGMFI000 | 128Mb density, supports Octal DTR mode (beyond Quad), includes built-in ECC; higher pin count (16-pin SOIC) | Octal DTR enables >200MB/s read rates; ECC improves reliability in high-radiation or extended-life deployments | Select for mission-critical applications needing error correction or future-proof bandwidth headroom beyond Quad SPI |
Compared with W25Q128FVTIG TR, MX25L12833FZC-10G offers identical density and speed but omits QPI and SFDP-reducing XIP efficiency and configuration flexibility. S25FL128SAGMFI000 adds ECC and Octal DTR at the cost of larger footprint and higher BOM cost, targeting higher-reliability or bandwidth-demanding use cases.
Availability
W25Q128FVTIG TR is available at Aetrix Electronics and suitable for industrial control systems, automotive infotainment modules, medical diagnostics equipment, and IoT edge gateways requiring stable component supply, long-lifecycle support, and verified flash memory performance.
Supply support for W25Q128FVTIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions for embedded, communications, and consumer markets.
The W25Q series targets high-performance, space-constrained applications requiring reliable code storage, XIP execution, and robust security-designed specifically for microcontroller-based systems needing efficient SPI-compatible non-volatile memory.
FAQ
What is the package type and lead count for W25Q128FVTIG TR?
W25Q128FVTIG TR uses an 8-pin WSON (6 mm × 5 mm) package with an exposed thermal pad. This surface-mount package is RoHS-compliant and optimized for compact PCB layouts. The "TIG" suffix explicitly denotes the WSON 6x5-mm variant, and the "TR" indicates tape-and-reel packaging for automated assembly. Pin 1 is /CS, and pin 8 is VCC, with standard SPI signal mapping confirmed in Winbond's datasheet revision M.
Does W25Q128FVTIG TR support Quad SPI mode out of the box?
No-W25Q128FVTIG TR requires the Quad Enable (QE) bit in Status Register-2 to be set to '1' before Quad SPI operation is functional. By default, QE=0 after power-up or reset, so /WP and /HOLD operate as hardware control pins. Setting QE=1 reassigns those pins to IO2 and IO3, enabling four-line data transfer. This configuration is non-volatile, meaning it persists across power cycles once written.
How does the /HOLD pin behave when QE=1 in W25Q128FVTIG TR?
When QE=1 in W25Q128FVTIG TR, the /HOLD pin (Pin 7) is repurposed as IO3 for Quad SPI communication and no longer functions as a hold input. Attempting to assert /HOLD low in Quad mode has no effect-the pin becomes purely a bidirectional data line. To retain hold functionality, QE must remain 0, limiting operation to Standard or Dual SPI modes. This trade-off is documented in Section 4.4 and Figure 1a–c of the datasheet.
What is the minimum erase unit size supported by W25Q128FVTIG TR?
W25Q128FVTIG TR supports a minimum erase unit of 4 KB-corresponding to one uniform sector. The device contains 4,096 such sectors, enabling fine-grained updates without disturbing adjacent firmware or configuration data. Sector erase (20h instruction) is fully supported and commonly used for parameter storage or incremental firmware patches. Larger 32 KB and 64 KB block erases are also available for bulk operations.
Is W25Q128FVTIG TR compatible with JEDEC-standard SFDP?
Yes-W25Q128FVTIG TR implements the JEDEC JESD216 standard Serial Flash Discoverable Parameters (SFDP) register, accessible via instruction 5Ah. This 256-byte table provides controller firmware with programmatically readable timing parameters, voltage ranges, erase block sizes, and feature flags-enabling automatic initialization without hard-coded assumptions. SFDP support simplifies porting across flash vendors and reduces qualification effort in multi-source designs.
W25Q128FVTIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128FVTIG TR FAQ
1.How can I place an order for W25Q128FVTIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVTIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVTIG TR reliable?
The price and inventory of W25Q128FVTIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVTIG TR is usually 5 days.
3.What payment methods are accepted for W25Q128FVTIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVTIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVTIG TR?
W25Q128FVTIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVTIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVTIG TR?
For technical support, including W25Q128FVTIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVTIG TR requirements.
6.How does Aetrix verify that W25Q128FVTIG TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FVTIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVTIG TR meets industry standards.
7.What is the process for return or replacement of W25Q128FVTIG TR?
All W25Q128FVTIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVTIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVTIG TR part is unused and in its original packaging.
Return procedure for W25Q128FVTIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVTIG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
