My Inquiry
My Account
Winbond Electronics Corporation W25Q128FVTIQ
- Part No.:
- W25Q128FVTIQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128FVTIQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8VSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,980
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FVTIQ from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 2.7V to 3.6V with 104MHz max clock, 4KB uniform sectors, and hardware write protection via /WP and /HOLD pins - used for code storage, XIP execution, and firmware updates in microcontroller-based embedded systems.
For engineers reviewing the W25Q128FVTIQ datasheet, W25Q128FVTIQ pinout, W25Q128FVTIQ application, or W25Q128FVTIQ equivalent, key selection criteria include Quad SPI enable (QE bit), 4KB sector erase granularity, JEDEC ID (EF4018), SFDP register support, and compatibility with 8-pin SOIC-208mil (Package Code S) footprint.
Technical Context
The W25Q128FVTIQ implements a flexible SPI-compatible command set with volatile/non-volatile status register control (SRP0/SRP1, BP0–BP2, TB, SEC, CMP, QE), enabling configurable memory protection and interface mode selection. Its architecture supports simultaneous read-while-write suspend/resume and continuous read with wrap modes (8/16/32/64-byte).
It delivers true execute-in-place (XIP) capability via Fast Read Quad I/O (6Bh) and QPI (38h) instructions, achieving up to 416MHz effective throughput. The device integrates three 256-byte one-time-programmable (OTP) security registers and a 64-bit unique serial number for secure boot and firmware authentication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, and QPI - requires QE bit set for Quad I/O operation |
| Max Clock Frequency | 104 MHz (SPI), enabling 208 MHz dual-I/O and 416 MHz quad-I/O effective data rates |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), plus 32 KB and 64 KB blocks - enables fine-grained firmware partitioning |
| Write/Erase Endurance | 100,000 program/erase cycles per sector - suitable for field-upgradable firmware storage |
| Data Retention | 20 years at +25°C - ensures long-term reliability in industrial and automotive applications |
| Supply Voltage | 2.7 V to 3.6 V single supply - compatible with 3.3 V logic systems without level shifting |
| Operating Temperature | −40°C to +85°C - qualified for extended industrial environments |
Pinout & Package
W25Q128FVTIQ uses the 8-pin SOIC-208mil package (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. Pin 7 functions as /HOLD in standard/dual SPI mode; when QE=1, it becomes IO3 for quad operations.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: high = high-Z output, low = active communication; must transition high→low after power-up before first instruction |
| DO / IO1 (Pin 2) | Serial Data Output / Bidirectional I/O | Unidirectional output in standard SPI; bidirectional data lane 1 in dual/quad modes - requires QE=1 for quad use |
| /WP / IO2 (Pin 3) | Hardware Write Protect / Bidirectional I/O | Active-low hardware lock for status register; repurposed as IO2 in quad mode when QE=1 - disables hardware WP |
| GND (Pin 4) | Ground Reference | Primary return path for VCC and all I/O signals; must be low-impedance connection to system ground plane |
| DI / IO0 (Pin 5) | Serial Data Input / Bidirectional I/O | Unidirectional input in standard SPI; bidirectional data lane 0 in dual/quad modes - essential for all instruction transfers |
| CLK (Pin 6) | Serial Clock Input | Synchronizes all SPI/QPI transfers on rising edge for input, falling edge for output - critical for timing compliance up to 104 MHz |
| /HOLD or /RESET (Pin 7) | Hold Input or Reset Input | Active-low pause signal during active /CS; when QE=0, configurable as /RESET via status register - not available in quad mode |
| VCC (Pin 8) | Power Supply | 2.7–3.6 V supply with typical 4 mA active current and <1 µA power-down - decoupling capacitor required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead with 4-bit-wide command/address/data transfers - enables deterministic XIP latency |
| Erase/Program Suspend & Resume | Allows background read access during long erase/program cycles - improves real-time system responsiveness |
| Individual Sector Lock | Per-sector (4KB) OTP lock via 36h/39h instructions - prevents accidental overwrite of critical bootloader or calibration data |
| JEDEC SFDP Register | Standardized, read-only parameter table accessible via 5Ah instruction - enables automatic driver configuration in Linux/Bare-metal |
| 64-bit Unique ID | Factory-programmed serial number readable via 4Bh instruction - supports device-specific firmware binding and anti-cloning |
| Volatile/Non-volatile Status Bits | Configurable protection (BP0–BP2, TB, SEC, CMP) with SRP0/SRP1 lock - allows runtime or permanent memory partitioning |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Bootloader |
|---|---|
|
Use Scenario: Storing firmware images and configuration parameters in programmable logic controllers with periodic field updates over CAN or Ethernet. IC Role / Device Role / Timing Role: Non-volatile code and data storage with hardware write protection to prevent corruption during brown-out or reset events. Use Value: 4KB sector erase enables atomic firmware patching without disrupting operational code; 20-year retention ensures lifetime validity in sealed enclosures. |
Use Scenario: Hosting boot code and safety-critical calibration data for radar and camera modules in ISO 26262-compliant ADAS ECUs. IC Role / Device Role / Timing Role: Secure, fast-read memory for cold-boot execution and runtime parameter loading with tamper-resistant locking. Use Value: QPI mode delivers sub-100 ns instruction fetch latency; 64-bit UID and security registers support ASIL-B traceability and firmware signing. |
| IoT Edge Gateway OTA Updates | Medical Device Configuration Memory |
|
Use Scenario: Managing dual-bank firmware images and rollback-safe over-the-air (OTA) updates in cellular-connected gateways. IC Role / Device Role / Timing Role: High-endurance flash for frequent reprogramming cycles with suspend/resume to maintain network stack responsiveness. Use Value: 100,000 erase/program cycles allow >10 years of daily OTA updates; continuous read mode minimizes CPU wait states during image verification. |
Use Scenario: Storing FDA-mandated device calibration constants, usage logs, and regulatory metadata in portable diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-evident, long-retention memory with individual sector locks to meet 21 CFR Part 11 audit requirements. Use Value: OTP security registers store cryptographic keys; sector-level locking prevents unauthorized modification of calibration data post-certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZNI-08G | 128M-bit, 133MHz max clock, supports DTR mode; no QPI; different SFDP layout and UID format | Lacks QPI and suspend/resume; higher clock but no equivalent XIP efficiency | Prefer W25Q128FVTIQ when QPI-based XIP or suspend/resume is required; MX25L12833FZNI-08G suits cost-sensitive designs needing only standard/dual SPI |
| S25FL128SAGMFI000 | 128M-bit, 80MHz max clock, HyperBus interface option; includes ECC and configurable dummy cycles | Lower bandwidth than W25Q128FVTIQ's 416MHz quad rate; adds ECC but no security registers or UID | Choose W25Q128FVTIQ for highest throughput and built-in security; select S25FL128SAGMFI000 where ECC for NAND-like reliability is prioritized over speed |
Compared with MX25L12833FZNI-08G and S25FL128SAGMFI000, W25Q128FVTIQ uniquely combines QPI, suspend/resume, 64-bit UID, and three OTP security registers - making it optimal for secure, high-performance embedded boot and update architectures where interface flexibility and data integrity are co-prioritized.
Availability
W25Q128FVTIQ is available at Aetrix Electronics and suitable for industrial PLCs, automotive ADAS modules, IoT gateways, medical diagnostics, and consumer electronics requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for W25Q128FVTIQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions since 1987.
The W25Q series targets high-reliability embedded systems requiring fast, secure, and flexible non-volatile storage - designed specifically for code shadowing, XIP execution, and firmware update resilience in resource-constrained environments.
FAQ
What interface protocols does the W25Q128FVTIQ support?
The W25Q128FVTIQ supports Standard SPI, Dual SPI, Quad SPI, and Quad Peripheral Interface (QPI). QPI mode is enabled by setting the Quad Enable (QE) bit in Status Register-2. In QPI mode, all commands, addresses, and data transfer over four I/O lines simultaneously, reducing instruction overhead and enabling true execute-in-place (XIP) operation. Standard and Dual SPI remain available when QE=0.
Does the W25Q128FVTIQ have hardware write protection pins?
Yes, the W25Q128FVTIQ includes dedicated /WP (Write Protect) and /HOLD pins that provide hardware-level protection. The /WP pin (Pin 3) prevents writes to the status register when asserted low, and works in conjunction with block protect bits (BP0–BP2, TB, SEC, CMP). Note that /WP and /HOLD are disabled in Quad SPI mode (when QE=1), as those pins become IO2 and IO3 respectively.
What is the significance of the "TIQ" suffix in W25Q128FVTIQ?
The "TIQ" suffix in W25Q128FVTIQ denotes the 8-pin SOIC-208mil package (Package Code S), industrial temperature range (−40°C to +85°C), and lead-free, RoHS-compliant construction. It confirms the device is qualified for extended industrial applications and ships in tape-and-reel packaging optimized for automated SMT assembly.
Can the W25Q128FVTIQ be used for execute-in-place (XIP) applications?
Yes, the W25Q128FVTIQ supports true XIP via Fast Read Quad I/O (6Bh) and QPI (38h) instructions. Its continuous read mode requires only 8 clocks to address memory, and quad-speed transfers achieve up to 416MHz effective throughput - outperforming many parallel flash devices. This enables direct CPU instruction fetch from flash without copying to RAM, reducing boot time and memory footprint.
How does the W25Q128FVTIQ handle power-down and wake-up sequences?
The W25Q128FVTIQ enters ultra-low-power mode (<1 µA typical) via the Power-down instruction (B9h). Wake-up is triggered by the Release Power-down / Device ID instruction (ABh) or by toggling /CS from high to low. During power-up, /CS must transition high→low before any instruction is accepted, and /CS must track VCC to ensure reliable write protection activation.
W25Q128FVTIQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 50µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSOP
W25Q128FVTIQ FAQ
1.How can I place an order for W25Q128FVTIQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FVTIQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FVTIQ reliable?
The price and inventory of W25Q128FVTIQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FVTIQ is usually 5 days.
3.What payment methods are accepted for W25Q128FVTIQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FVTIQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FVTIQ?
W25Q128FVTIQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FVTIQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FVTIQ?
For technical support, including W25Q128FVTIQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FVTIQ requirements.
6.How does Aetrix verify that W25Q128FVTIQ is sourced from the original manufacturer or authorized distributors?
All W25Q128FVTIQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FVTIQ meets industry standards.
7.What is the process for return or replacement of W25Q128FVTIQ?
All W25Q128FVTIQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FVTIQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FVTIQ part is unused and in its original packaging.
Return procedure for W25Q128FVTIQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FVTIQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
