My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWCIG
- Part No.:
- W25Q128FWCIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
W25Q128FWCIG.pdf
- Description:
- IC FLASH 128MBIT SPI 24TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,793
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWCIG from Winbond is a 1.8V, 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, organized into 65,536 × 256-byte pages with uniform 4KB sector erase capability, used for code storage, XIP execution, and firmware parameter retention in space-constrained embedded systems.
For engineers reviewing the W25Q128FWCIG datasheet, W25Q128FWCIG pinout, W25Q128FWCIG application, or W25Q128FWCIG equivalent, key selection criteria include its 104MHz SPI clock rating, quad I/O enable (QE) bit configuration, 4mA active current draw, -40°C to +85°C industrial temperature range, and support for JEDEC ID, SFDP, and 64-bit unique serial number.
Technical Context
The W25Q128FWCIG implements a multi-mode serial interface with configurable I/O count: Standard SPI uses DI/DO unidirectionally; Dual/Quad SPI repurposes /WP and /HOLD as IO2/IO3 when the non-volatile Quad Enable (QE) bit in Status Register-2 is set. QPI mode enables 2-clock instruction cycles and reduces protocol overhead for high-throughput read operations.
Its memory architecture supports concurrent erase/program suspend/resume, flexible protection via volatile/non-volatile status register bits (BP2–BP0, TB, SEC, CMP, SRP0/SRP1), and hardware write protection using /WP and /HOLD pins - all functional only in Standard/Dual SPI modes, not during Quad I/O or QPI operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte programmable pages |
| Supply Voltage | 1.65 V to 1.95 V - enables low-power operation in battery-backed or energy-sensitive designs |
| Max SPI Clock | 104 MHz - delivers up to 50 MB/s continuous read throughput in Quad I/O mode |
| Erase Granularity | 4 KB sectors (4,096 total), 32 KB blocks (2,048), 64 KB blocks (256), and full chip - supports fine-grained firmware updates |
| Data Retention | 20 years - ensures long-term reliability for industrial firmware storage without refresh |
| Endurance | 100,000 program/erase cycles - suitable for frequent field-upgrade applications |
| Operating Temp | -40°C to +85°C - qualified for industrial-grade embedded control and automotive infotainment modules |
| Security Features | Three 256-byte OTP-lockable security registers, 64-bit unique ID, and SFDP register - enables secure boot and device authentication |
Pinout & Package
W25Q128FWCIG is supplied in an 8-pin WSON 6×5-mm package (Package Code P), with exposed pad for thermal dissipation and no internal heatsink requirement. Pin functions are shared across SPI modes, with /WP and /HOLD repurposed as IO2/IO3 in Quad I/O mode upon QE bit setting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable signal; must transition high→low after power-up before accepting instructions |
| 2 DO (IO1) | Data Output / I/O1 | Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad SPI and QPI |
| 3 /WP (IO2) | Write Protect Input / I/O2 | Hardware lock for status register; disabled as /WP and becomes IO2 when QE=1 |
| 4 GND | Ground Reference | Primary return path for VCC and I/O signals; requires low-impedance PCB connection |
| 5 DI (IO0) | Data Input / I/O0 | Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad SPI and QPI |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference for all SPI/QPI transfers; max 104 MHz frequency |
| 7 /HOLD (IO3) | Hold or Reset Input / I/O3 | Pauses ongoing transfers; becomes IO3 in Quad I/O mode when QE=1; not available in QPI |
| 8 VCC | Power Supply | 1.65–1.95 V supply; decoupling capacitor required within 10 mm of pin per datasheet layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clocks per command, enabling true XIP with minimal CPU intervention |
| Continuous Read Mode | As few as 8 clocks to address memory with wrap lengths of 8/16/32/64 bytes - optimizes burst fetch efficiency |
| Erase/Program Suspend | Allows background erase or program to be paused and resumed - critical for real-time systems with latency constraints |
| Volatile & Non-Volatile Protection | Combines hardware (/WP, /HOLD) and software (BPx, TB, SEC, CMP) locks for layered firmware integrity enforcement |
| JEDEC SFDP Support | Enables automatic configuration discovery by host controller - eliminates hard-coded timing parameters in bootloader |
| Unique 64-bit Serial ID | Provides immutable device identity for secure provisioning, license binding, and anti-cloning in production |
Applications
| Industrial PLC Firmware Storage | Automotive Infotainment Boot Memory |
|---|---|
|
Use Scenario: Storing and executing boot firmware and runtime configuration data in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP capability, interfacing directly to ARM Cortex-M7 MCU via Quad SPI at 104 MHz. Use Value: 4KB sector granularity enables atomic firmware patching without erasing full image; 20-year data retention guarantees field longevity without maintenance. |
Use Scenario: Hosting boot loader, OS kernel, and UI assets in head-unit systems requiring fast cold-start and over-the-air update resilience. IC Role / Device Role / Timing Role: High-speed serial flash providing 50 MB/s read bandwidth to reduce boot time; supports secure boot via unique ID and security registers. Use Value: QPI mode and Continuous Read minimize instruction latency; OTP-locked security registers protect cryptographic keys against tampering. |
| Medical Diagnostic Device Parameter Memory | Smart Energy Meter Firmware Vault |
|
Use Scenario: Retaining calibrated sensor coefficients, user preferences, and audit logs in portable ultrasound and ECG devices operating under strict power budgets. IC Role / Device Role / Timing Role: Low-voltage (1.8V), ultra-low-power (1 µA standby) non-volatile memory for persistent settings and calibration data. Use Value: 1.65–1.95 V supply range matches Li-ion battery discharge curve; individual sector lock prevents accidental overwrite of calibration data. |
Use Scenario: Securing firmware images and tariff tables in ANSI C12.22-compliant smart meters deployed in utility grids with remote firmware update requirements. IC Role / Device Role / Timing Role: Tamper-resistant storage with JEDEC ID, SFDP, and three OTP-lockable security registers for cryptographic key management. Use Value: Hardware write protection and non-volatile BP bits prevent unauthorized reprogramming during field updates; 100K-cycle endurance supports lifetime field upgrades. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3V supply (2.7–3.6V), same density and SOIC/WSON packages; lacks QPI mode and SFDP register | Requires level-shifting for 1.8V systems; no auto-configuration support - timing must be hardcoded | Select when legacy 3V design compatibility is prioritized over low-voltage operation and QPI efficiency |
| S25FL128SAGMFI001 | 1.8V supply, 128Mb density, supports Octal DTR mode (up to 200 MHz); includes on-die ECC and enhanced security | Higher bandwidth and built-in error correction suit safety-critical applications like rail signaling | Choose when system-level ECC, higher throughput, or ASIL-B compliance is required beyond W25Q128FWCIG's capabilities |
Compared with MX25L12833FZC-10G, W25Q128FWCIG enables direct 1.8V integration and QPI-based XIP acceleration; versus S25FL128SAGMFI001, it offers lower cost and simpler initialization but omits on-die ECC and Octal DTR support.
Availability
W25Q128FWCIG is available at Aetrix Electronics and suitable for industrial PLCs, automotive infotainment systems, and medical diagnostic equipment requiring stable component supply, long-lifecycle assurance, and consistent parametric performance across manufacturing lots.
Supply support for W25Q128FWCIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including serial flash, RAM, and mobile DRAM, with global distribution and ISO/TS 16949-certified production.
The W25Q series targets high-performance, low-voltage embedded systems needing reliable code storage, XIP execution, and robust security - designed specifically for industrial, automotive, and medical applications demanding extended data retention and program endurance.
FAQ
What is the supply voltage range for W25Q128FWCIG?
W25Q128FWCIG operates from 1.65 V to 1.95 V. This narrow 1.8V nominal range ensures compatibility with modern low-power microcontrollers and battery-powered systems. Operation outside this range may cause undefined behavior or permanent damage. The device draws only 4 mA during active read operations and less than 1 µA in power-down mode, making it suitable for energy-sensitive designs where W25Q128FWCIG is the designated boot memory.
Does W25Q128FWCIG support execute-in-place (XIP) functionality?
Yes, W25Q128FWCIG supports true XIP through its Continuous Read Mode and Quad I/O interface, allowing microcontrollers to execute code directly from flash without copying to RAM. With as few as 8 clocks to address memory and 50 MB/s sustained read throughput in Quad I/O mode, W25Q128FWCIG minimizes latency and memory footprint - a key advantage in resource-constrained applications where W25Q128FWCIG serves as primary firmware storage.
How is Quad SPI mode enabled on W25Q128FWCIG?
Quad SPI mode is enabled by setting the Quad Enable (QE) bit in Status Register-2, a non-volatile bit that persists across power cycles. Once QE = 1, pins /WP and /HOLD become IO2 and IO3 respectively, enabling four-line data transfer. This configuration must be performed via Write Status Register-2 (31h) instruction; W25Q128FWCIG does not auto-enable Quad mode on power-up, requiring explicit host initialization before using Quad I/O commands.
What package type is used for W25Q128FWCIG?
W25Q128FWCIG uses the 8-pin WSON 6×5-mm package (Package Code P), featuring an exposed thermal pad for improved heat dissipation without requiring a heatsink. This compact, surface-mount package supports automated assembly and meets IPC Class 2 reliability standards. Pin assignments match the SOIC-208mil layout, simplifying board layout migration; W25Q128FWCIG's pinout is fully documented in Section 3.2 and 3.3 of its datasheet.
Can W25Q128FWCIG be used in automotive applications?
W25Q128FWCIG is rated for -40°C to +85°C operation and qualified for industrial use, but it is not AEC-Q100 certified. For automotive infotainment or body control modules where qualification is mandatory, designers should verify system-level compliance testing or consider AEC-Q100-qualified alternatives. However, W25Q128FWCIG is widely deployed in automotive prototypes and non-safety-critical subsystems due to its proven reliability, 20-year data retention, and robust security features - all integral to W25Q128FWCIG's design.
W25Q128FWCIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 24-TBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TFBGA (6x8)
W25Q128FWCIG FAQ
1.How can I place an order for W25Q128FWCIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWCIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWCIG reliable?
The price and inventory of W25Q128FWCIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWCIG is usually 5 days.
3.What payment methods are accepted for W25Q128FWCIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWCIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWCIG?
W25Q128FWCIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWCIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWCIG?
For technical support, including W25Q128FWCIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWCIG requirements.
6.How does Aetrix verify that W25Q128FWCIG is sourced from the original manufacturer or authorized distributors?
All W25Q128FWCIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWCIG meets industry standards.
7.What is the process for return or replacement of W25Q128FWCIG?
All W25Q128FWCIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWCIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWCIG part is unused and in its original packaging.
Return procedure for W25Q128FWCIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWCIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
