My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWEIQ
- Part No.:
- W25Q128FWEIQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128FWEIQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,609
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWEIQ from Winbond is a 1.8V, 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, organized into 65,536 × 256-byte pages with 4KB uniform sector erase granularity, used for code storage, XIP execution, and firmware parameter retention in space-constrained embedded systems.
For engineers reviewing the W25Q128FWEIQ datasheet, W25Q128FWEIQ pinout, W25Q128FWEIQ application, or W25Q128FWEIQ equivalent, key selection criteria include 104MHz SPI clock support, quad I/O mode enablement via Status Register-2 QE bit, hardware write protection via /WP and /HOLD pins, and compatibility with JEDEC SFDP for auto-configuration in boot loaders.
Technical Context
The W25Q128FWEIQ implements a multi-mode serial interface: Standard SPI uses DI/DO unidirectionally; Dual/Quad SPI repurpose /WP and /HOLD as IO2/IO3 when QE=1; QPI enables 4-bit instruction/data transfers with reduced command overhead. Its internal architecture includes a 256-byte page buffer, sector/block erase logic, and three 256-byte security registers with OTP locks.
Operation relies on volatile/non-volatile status register bits (BP0–BP2, TB, SEC, CMP, SRP0/SRP1, QE, DRV0/DRV1, HOLD/RST) to configure protection, driver strength, and pin function mapping. Erase/program suspend/resume capability allows background operations without halting host communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte programmable pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration with 1.8V logic domains without level shifting |
| Max Clock Frequency | 104 MHz SPI; 208 MHz equivalent Dual I/O; 416 MHz equivalent Quad I/O - supports >50 MB/s continuous read |
| Erase Granularity | 4 KB sectors (4,096 total), 32 KB blocks (2,048), 64 KB blocks (256), full chip - enables fine-grained firmware update partitioning |
| Endurance & Retention | 100,000 program/erase cycles; 20-year data retention at +25°C - suitable for field-upgradable embedded firmware |
| Interface Modes | Standard SPI (4-wire), Dual SPI (4-wire), Quad SPI (4-wire), QPI (4-wire) - selectable via instruction set and QE bit |
| Security Features | 64-bit unique ID, JEDEC SFDP register, three 256-byte OTP-lockable security registers - supports secure boot and device authentication |
Pinout & Package
W25Q128FWEIQ is supplied in an 8-pin WSON 6×5-mm package (Package Code P), with exposed pad for thermal dissipation and no lead finish restrictions per J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO during deselect; required high-to-low transition before instruction acceptance |
| DO (IO1) | Data Output / Bidirectional I/O1 | Unidirectional output in Standard SPI; bidirectional in Dual/Quad SPI/QPI; driven only when /CS low |
| /WP (IO2) | Write Protect Input / Bidirectional I/O2 | Hardware lock for status register writes; repurposed as IO2 when QE=1 in Quad mode |
| GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance for timing integrity |
| DI (IO0) | Data Input / Bidirectional I/O0 | Unidirectional input in Standard SPI; bidirectional in Dual/Quad SPI/QPI; latched on CLK rising edge |
| CLK | Serial Clock Input | Master-synchronized timing source; all I/O transitions referenced to rising/falling edges per mode |
| /HOLD (IO3) | Hold Input / Bidirectional I/O3 | Pauses active operation while /CS low; repurposed as IO3 when QE=1; active-low assertion |
| VCC | Power Supply | 1.65–1.95 V core supply; decoupling capacitor required within 10 mm of pin per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clocks per byte vs. 8+ in Standard SPI, enabling true XIP with minimal latency |
| Continuous Read Mode | Supports 8/16/32/64-byte wrap with ≤8-clock address setup - eliminates repeated instruction send for sequential access |
| Erase/Program Suspend | Allows host to pause background erase/program and service higher-priority interrupts without data loss |
| Flexible Write Protection | Combines hardware (/WP, /HOLD) and software (BPx, TB, SEC, CMP, SRP) controls for hierarchical, sector-level lockdown |
| JEDEC SFDP Compliance | Enables automatic configuration of timing, voltage, and feature sets by host bootloader without hard-coded parameters |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Image |
|---|---|
Use Scenario: Storing firmware images and configuration tables in programmable logic controllers operating across -40°C to +85°C ambient. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Quad SPI interface for deterministic boot-time execution. Use Value: 4KB sector erase enables incremental firmware patching without full reflash; 100K-cycle endurance supports field updates over 10+ years. |
Use Scenario: Holding boot loader and safety-critical sensor fusion firmware in automotive camera/radar ECUs requiring AEC-Q100 qualification. IC Role / Device Role / Timing Role: Primary boot memory accessed via QPI at 104MHz for sub-100ms cold boot compliance. Use Value: 64-bit unique ID enables cryptographic binding to vehicle VIN; SFDP register simplifies bootloader portability across ECU variants. |
| Medical IoT Sensor Calibration Data | Consumer Smart Home OTA Updates |
Use Scenario: Retaining factory-calibrated sensor coefficients and user-adjusted thresholds in portable diagnostic devices. IC Role / Device Role / Timing Role: Parameter storage with hardware write protection (/WP pin) to prevent accidental overwrite during field servicing. Use Value: Individual sector lock (via 36h/39h instructions) isolates calibration data from application code; 20-year retention ensures lifetime accuracy. |
Use Scenario: Hosting updatable application binaries and UI assets in Wi-Fi/BLE-enabled smart speakers and thermostats. IC Role / Device Role / Timing Role: Dual SPI firmware partition storage supporting atomic A/B update switching with rollback capability. Use Value: 50 MB/s read throughput enables fast OTA install; security registers store encrypted keys for signed firmware verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3.3V supply; 133MHz max clock; no QPI mode; different SFDP layout and security register map | Requires level-shifting for 1.8V hosts; lacks QPI acceleration for XIP; incompatible security provisioning flow | Select only if system uses 3.3V I/O and does not require QPI or 1.8V operation. |
| S25FL128SAGMFI000 | 1.8V supply; 133MHz clock; HyperBus interface option; different sector protection hierarchy and OTP lock mechanism | HyperBus offers higher bandwidth but requires dedicated controller; security model differs in LB bit behavior and lock persistence | Prefer for designs needing >66MB/s reads or HyperBus ecosystem alignment; verify LB bit reset behavior in power-cycle scenarios. |
Compared with MX25L12833FZC-10G and S25FL128SAGMFI000, the W25Q128FWEIQ uniquely balances 1.8V operation, QPI acceleration, and JEDEC-compliant SFDP for plug-and-play bootloader integration - critical for cost-sensitive, thermally constrained embedded platforms.
Availability
W25Q128FWEIQ is available at Aetrix Electronics and suitable for industrial control, automotive infotainment, and medical diagnostics applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for W25Q128FWEIQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions since 1987.
The W25Q series targets embedded systems requiring high-speed, low-voltage, secure serial NOR flash for code storage and execution - optimized for XIP, firmware updates, and parameter retention in resource-constrained environments.
FAQ
What is the package type and footprint of the W25Q128FWEIQ?
The W25Q128FWEIQ uses an 8-pin WSON 6×5-mm package (Package Code P) with exposed thermal pad. It has standard 0.5-mm pitch, 2.1-mm body width, and complies with IPC-7351B naming convention WSON8_6.0x5.0mm_P0.50mm_EP3.6x3.6mm. This footprint is shared with other Winbond W25QxxFW variants in the same package code.
Does the W25Q128FWEIQ support Quad SPI mode out of the box?
No - the W25Q128FWEIQ requires the Quad Enable (QE) bit in Status Register-2 to be set (0x02) to activate Quad SPI mode. Until configured, IO2 (/WP) and IO3 (/HOLD) remain functional as hardware protection pins. The QE bit can be set non-volatilely via Write Status Register-2 (31h) instruction after Write Enable (50h).
How is hardware write protection implemented on the W25Q128FWEIQ?
Hardware write protection on the W25Q128FWEIQ uses the /WP pin (active-low) to inhibit writes to the status register when asserted. Combined with volatile/non-volatile block protect bits (BP2–BP0), top/bottom select (TB), and complement protection (CMP), it enables hierarchical locking of 4KB sectors or larger regions. The /WP pin is disabled in Quad SPI mode when QE=1.
Can the W25Q128FWEIQ be used for Execute-in-Place (XIP) applications?
Yes - the W25Q128FWEIQ supports true XIP via Continuous Read Mode and QPI interface. With ≤8-clock address setup and 416MHz equivalent Quad I/O bandwidth, it delivers deterministic latency for instruction fetches. XIP requires host controller support for QPI or Fast Read Quad I/O (EBh) and proper cache coherency handling.
What is the purpose of the /HOLD pin on the W25Q128FWEIQ?
The /HOLD pin on the W25Q128FWEIQ pauses ongoing serial communication while /CS remains low - placing DO in high-impedance state and ignoring DI/CLK transitions. This allows time-sharing of SPI bus among multiple peripherals. /HOLD is active-low and disabled in Quad SPI mode when QE=1, as the pin becomes IO3.
W25Q128FWEIQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25Q128FWEIQ FAQ
1.How can I place an order for W25Q128FWEIQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWEIQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWEIQ reliable?
The price and inventory of W25Q128FWEIQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWEIQ is usually 5 days.
3.What payment methods are accepted for W25Q128FWEIQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWEIQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWEIQ?
W25Q128FWEIQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWEIQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWEIQ?
For technical support, including W25Q128FWEIQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWEIQ requirements.
6.How does Aetrix verify that W25Q128FWEIQ is sourced from the original manufacturer or authorized distributors?
All W25Q128FWEIQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWEIQ meets industry standards.
7.What is the process for return or replacement of W25Q128FWEIQ?
All W25Q128FWEIQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWEIQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWEIQ part is unused and in its original packaging.
Return procedure for W25Q128FWEIQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWEIQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
