My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWEIQ TR
- Part No.:
- W25Q128FWEIQ TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128FWEIQ TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:4,674
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWEIQ TR from Winbond is a 1.8V, 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, organized into 65,536 × 256-byte pages with 4KB uniform sector erase, 32KB/64KB block erase, and chip erase - used for code storage, XIP execution, and firmware parameter retention in space-constrained embedded systems.
For engineers reviewing the W25Q128FWEIQ TR datasheet, W25Q128FWEIQ TR pinout, W25Q128FWEIQ TR application, or W25Q128FWEIQ TR equivalent, this device delivers 104MHz SPI clock support, 50MB/s continuous read throughput, JEDEC-compliant ID, 64-bit unique serial number, and hardware write protection via /WP and /HOLD pins - critical for secure boot, OTA update storage, and industrial controller firmware.
Technical Context
The W25Q128FWEIQ TR implements a quad-peripheral interface (QPI) mode enabled by Status Register-2's non-volatile Quad Enable (QE) bit, reducing instruction overhead to enable true execute-in-place (XIP) operation. Its dual/quad I/O architecture supports up to 416MHz equivalent data rates using Fast Read Quad I/O (EBh) and Octal Word Read (E3h) instructions.
Internal architecture includes three 256-byte one-time-programmable (OTP) security registers, SFDP register for discoverable parameters, and flexible protection logic with volatile/non-volatile BP2–BP0, TB, SEC, CMP, and SRP bits - allowing granular 4KB sector locking, top/bottom array control, and power-supply lock-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte programmable pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration with 1.8V logic domains without level shifting |
| Max Clock Frequency | 104 MHz SPI; 208 MHz Dual I/O; 416 MHz Quad I/O - sustains 50 MB/s continuous read in QPI mode |
| Erase Granularity | 4 KB sectors (4,096 total), 32 KB blocks (512), 64 KB blocks (256), full-chip - supports fine-grained firmware partitioning |
| Endurance & Retention | 100,000 program/erase cycles; 20-year data retention at +85°C - suitable for field-updatable industrial firmware |
| Operating Temp | −40°C to +85°C - qualified for extended-temperature industrial and automotive control applications |
| Security Features | 64-bit unique ID, JEDEC ID (9Fh), SFDP (5Ah), three 256-byte OTP security registers - enables device authentication and secure key storage |
Pinout & Package
W25Q128FWEIQ TR uses an 8-pin WSON 6×5-mm package (Package Code P), with exposed pad for thermal dissipation and RoHS-compliant matte tin finish. Pin functions are shared across SPI modes: IO0–IO3 serve as DI/DO in standard mode, and as bidirectional data lines in dual/quad modes when QE=1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO during deselect; required high-to-low transition post-power-up to accept commands |
| 2 DO (IO1) | Data Output / I/O1 | Unidirectional output in standard SPI; bidirectional in dual/quad modes; high-Z when /HOLD asserted |
| 3 /WP (IO2) | Write Protect Input / I/O2 | Hardware lock for status register; disabled as I/O2 when QE=1; active-low, requires pull-up if unused |
| 4 GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-inductance connection for signal integrity |
| 5 DI (IO0) | Data Input / I/O0 | Unidirectional input in standard SPI; bidirectional in dual/quad modes; carries instructions, addresses, and data |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference; rising edge for input, falling edge for output; max 104 MHz frequency |
| 7 /HOLD (IO3) | Hold Input / I/O3 | Pauses ongoing read/write; high-Z DO and ignores DI/CLK while active; disabled as I/O3 when QE=1 |
| 8 VCC | Power Supply | 1.65–1.95 V supply; decoupling capacitor (≥1 µF) required within 10 mm of pin for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to enable true XIP execution with <8-clock address setup - eliminates need for external RAM buffering |
| Erase/Program Suspend & Resume | Allows background interrupt handling during long erase cycles (e.g., 64KB block erase ~200 ms) without data loss or command timeout |
| Volatile & Non-Volatile Protection Bits | BP2–BP0, TB, SEC, CMP, SRP0/SRP1 configurable per power cycle or permanently - supports field-upgradable security policies |
| Continuous Read Mode with Wrap | Supports 8/16/32/64-byte wrap bursts - optimizes sequential access for audio playback or firmware streaming with minimal bus arbitration |
| 3×256-byte Security Registers | OTP-lockable storage for cryptographic keys, calibration data, or license tokens - isolated from main array and inaccessible via standard read commands |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Code |
|---|---|
|
Use Scenario: Storing firmware images and configuration tables for programmable logic controllers operating in harsh factory environments with wide temperature swings and EMI exposure. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP capability, enabling fast cold-boot from flash without DRAM initialization delay. Use Value: 20-year data retention and 100K-cycle endurance ensure reliable operation over 10+ years of unattended runtime; 4KB sector erase allows incremental firmware patching. |
Use Scenario: Holding boot ROM and safety-critical sensor fusion algorithms for camera/radar ECUs requiring ASIL-B compliance and secure boot validation. IC Role / Device Role / Timing Role: Secure boot source with 64-bit unique ID and OTP security registers - used to verify signature of signed bootloader before execution. Use Value: Hardware write protection (/WP pin + SRP bits) prevents accidental or malicious overwrite of boot code; QPI mode ensures deterministic <50 ns read latency for real-time startup. |
| IoT Edge Gateway OTA Storage | Medical Infusion Pump Parameter Memory |
|
Use Scenario: Hosting dual-application images (active + standby) and update metadata for wireless-over-the-air firmware updates in battery-powered cellular gateways. IC Role / Device Role / Timing Role: Dual-image storage with atomic swap capability via sector-level erase and page programming - guarantees safe rollback on failed update. Use Value: Low 4 mA active current and <1 µA power-down draw extend battery life between updates; SFDP register enables automatic driver configuration across firmware versions. |
Use Scenario: Retaining calibrated dosing parameters, usage logs, and regulatory audit trails in Class II medical devices subject to FDA 21 CFR Part 11 requirements. IC Role / Device Role / Timing Role: Tamper-resistant parameter archive with individual sector lock (36h/39h) and JEDEC ID traceability for device-specific calibration records. Use Value: Non-volatile BP bits and OTP security registers satisfy data integrity and audit trail requirements; −40°C to +85°C rating covers sterilization and clinical operating conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3V supply (2.7–3.6V); same density, pinout, and instruction set; lacks QPI mode and security registers | Requires level-shifting for 1.8V systems; no OTP security or 64-bit UID - unsuitable for secure boot or device identity | Select only for legacy 3V designs where security and QPI are not required; verify /WP and /HOLD behavior matches W25Q128FWEIQ TR |
| S25FL128SAGMFI000 | 1.8V supply; includes HyperBus interface (not SPI/QPI); different pinout (16-pin SOIC); supports DDR mode | Not pin-compatible; requires PCB redesign and driver rework; higher bandwidth but larger footprint and cost | Consider only when >50 MB/s sustained throughput is mandatory and board layout allows 16-pin SOIC; avoid for drop-in replacement |
Compared with MX25L12833FZC-10G and S25FL128SAGMFI000, the W25Q128FWEIQ TR uniquely combines 1.8V operation, QPI-enabled XIP, 64-bit UID, and OTP security registers in an 8-pin WSON package - making it optimal for compact, secure, low-power embedded firmware storage where pin count and trust assurance are critical.
Availability
W25Q128FWEIQ TR is available at Aetrix Electronics and suitable for industrial PLC firmware storage, automotive ADAS boot code, IoT edge gateway OTA storage, medical infusion pump parameter memory, and secure bootloader applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for W25Q128FWEIQ TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions for consumer, industrial, and automotive markets.
The W25Q series targets high-performance, low-voltage embedded systems requiring reliable code storage, secure boot, and execute-in-place capability - designed specifically for space-constrained applications demanding robustness, security, and interoperability with modern microcontrollers.
FAQ
What is the package type and lead count of the W25Q128FWEIQ TR?
The W25Q128FWEIQ TR uses an 8-pin WSON (6 mm × 5 mm) package with exposed thermal pad and matte tin finish. It is RoHS-compliant and rated for moisture sensitivity level 3 (MSL3). This compact footprint supports high-density PCB layouts while maintaining thermal performance for industrial temperature operation.
Does the W25Q128FWEIQ TR support Quad Peripheral Interface (QPI) mode, and how is it enabled?
Yes, the W25Q128FWEIQ TR supports QPI mode, which is enabled by setting the Quad Enable (QE) bit in Status Register-2 using the Write Status Register-2 (31h) instruction. Once QE=1, pins /WP and /HOLD become IO2 and IO3 respectively, enabling 4-line bidirectional communication and reducing instruction overhead for true XIP operation.
How does hardware write protection work on the W25Q128FWEIQ TR?
Hardware write protection on the W25Q128FWEIQ TR is implemented via the /WP pin (active-low) combined with non-volatile Block Protect (BP2–BP0), Top/Bottom (TB), and Status Register Protect (SRP0/SRP1) bits. When /WP is pulled low and SRP bits are set, writes to protected sectors and status registers are blocked - preventing accidental or malicious firmware corruption.
What is the maximum continuous read speed achievable with the W25Q128FWEIQ TR?
The W25Q128FWEIQ TR achieves up to 50 MB/s continuous read throughput using Fast Read Quad I/O (EBh) or Octal Word Read (E3h) instructions in QPI mode at 104 MHz clock frequency. This performance exceeds standard parallel flash and enables efficient audio streaming, firmware loading, and real-time code execution without external RAM buffering.
Can the W25Q128FWEIQ TR be used for secure boot applications?
Yes, the W25Q128FWEIQ TR supports secure boot via its 64-bit unique serial number (readable via 4Bh), JEDEC ID (9Fh), SFDP register (5Ah), and three 256-byte OTP security registers. These features allow cryptographic key storage, device identity binding, and tamper-resistant boot image verification - meeting foundational requirements for trusted execution environments.
W25Q128FWEIQ TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25Q128FWEIQ TR FAQ
1.How can I place an order for W25Q128FWEIQ TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWEIQ TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWEIQ TR reliable?
The price and inventory of W25Q128FWEIQ TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWEIQ TR is usually 5 days.
3.What payment methods are accepted for W25Q128FWEIQ TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWEIQ TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWEIQ TR?
W25Q128FWEIQ TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWEIQ TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWEIQ TR?
For technical support, including W25Q128FWEIQ TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWEIQ TR requirements.
6.How does Aetrix verify that W25Q128FWEIQ TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FWEIQ TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWEIQ TR meets industry standards.
7.What is the process for return or replacement of W25Q128FWEIQ TR?
All W25Q128FWEIQ TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWEIQ TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWEIQ TR part is unused and in its original packaging.
Return procedure for W25Q128FWEIQ TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWEIQ TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
