My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWFIG
- Part No.:
- W25Q128FWFIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
W25Q128FWFIG.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,133
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWFIG from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 1.65V to 1.95V, with 104MHz max clock rate, 4KB uniform sector erase, and hardware write protection via /WP and /HOLD pins - used for code storage and XIP execution in embedded microcontrollers.
For engineers reviewing the W25Q128FWFIG datasheet, W25Q128FWFIG pinout, W25Q128FWFIG application, or W25Q128FWFIG equivalent, key selection considerations include Quad Enable (QE) bit configuration, /RESET pin availability per package variant, 4KB sector granularity for firmware partitioning, and JEDEC-compliant SFDP register support for auto-configuration.
Technical Context
The W25Q128FWFIG implements a multi-mode serial interface: Standard SPI uses DI/DO unidirectionally; Dual/Quad SPI repurpose /WP and /HOLD as IO2/IO3 when QE=1; QPI mode enables 2-clock instruction cycle operation with full 4-line bidirectional I/O. All modes share the same CLK and /CS signals.
Its memory architecture comprises 65,536 pages of 256 bytes each, organized into 4,096 erasable 4KB sectors and 256 erasable 64KB blocks. Erase/program suspend/resume, security registers (3×256B OTP-lockable), and 64-bit unique ID are implemented in dedicated on-die logic independent of main array control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - supports full firmware images for mid-tier MCUs without external memory expansion. |
| Supply Voltage | 1.65 V to 1.95 V - compatible with 1.8V system rails; eliminates level-shifting in low-power IoT designs. |
| Max Clock Frequency | 104 MHz (SPI), 208 MHz equiv. (Dual I/O), 416 MHz equiv. (Quad I/O) - enables >50 MB/s continuous read for XIP boot performance. |
| Erase Granularity | 4 KB sectors (uniform), 32 KB & 64 KB blocks - allows fine-grained OTA update partitioning and parameter storage isolation. |
| Write Endurance | 100,000 program/erase cycles - sufficient for field firmware updates over 10+ years in industrial controllers. |
| Data Retention | 20 years at +85°C - validated for automotive infotainment and medical device log storage. |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, QPI - QPI reduces instruction overhead to enable true execute-in-place from flash. |
| Security Features | 64-bit unique ID, SFDP register, 3×256B OTP-lockable security registers - supports secure boot key binding and anti-cloning. |
Pinout & Package
W25Q128FWFIG is available in multiple packages including 8-pin SOIC 208-mil (S), 8-pad WSON 6×5-mm (P), 8-pad WSON 8×6-mm (E), 16-pin SOIC 300-mil (F), 24-ball TFBGA 8×6-mm (B/C), and 32-ball WLCSP (Y). Pin functions are consistent across SOIC/WSON/TFBGA variants; WLCSP uses ball mapping aligned to same logical signal set.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO and reduced current draw when deasserted - essential for multi-device SPI bus sharing. |
| DI (IO0) | Serial Data Input / Quad I/O 0 | Primary input for instructions/addresses/data in all modes; becomes bidirectional IO0 in Dual/Quad/QPI - requires pull-down on unused lines. |
| DO (IO1) | Serial Data Output / Quad I/O 1 | Primary output for status/data in Standard SPI; becomes bidirectional IO1 in Dual/Quad/QPI - timing-critical for setup/hold compliance. |
| /WP (IO2) | Write Protect Input / Quad I/O 2 | Hardware lock for status register writes when QE=0; repurposed as IO2 in Quad mode - not usable for protection during QPI operation. |
| /HOLD (IO3) | Hold Input / Quad I/O 3 | Pauses ongoing transfer without deselecting device; repurposed as IO3 in Quad mode - unavailable for hold function when QE=1. |
| CLK | Serial Clock Input | Edge-triggered timing reference for all SPI/QPI operations; max 104 MHz frequency defines system throughput ceiling. |
| VCC | Power Supply | 1.65–1.95 V supply; decoupling capacitor required within 5 mm of pin to maintain AC noise margin during fast reads. |
| GND | Ground | Reference return path for all I/O and core logic; must be low-inductance connection to avoid timing jitter on CLK/IO edges. |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | As few as 8 clocks to initiate address access - enables deterministic latency for real-time XIP execution without cache misses. |
| Quad Peripheral Interface (QPI) | 2-clock instruction cycle reduces command overhead by 50% vs standard SPI - critical for high-bandwidth firmware streaming. |
| Erase/Program Suspend & Resume | Allows background interrupt servicing during long erase cycles - prevents watchdog timeouts in safety-critical bootloaders. |
| Top/Bottom Block Protection | Configurable BP2/BP1/BP0 bits protect firmware or config sectors independently - prevents accidental overwrite of bootloader region. |
| JEDEC SFDP Register | Standardized flash parameter table accessible via 5Ah instruction - enables automatic driver initialization without hard-coded timing values. |
| 64-bit Unique Serial Number | Factory-programmed, non-erasable ID per die - used for device authentication and license binding in certified medical equipment. |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing firmware and calibration data for programmable logic controllers operating in harsh factory environments with wide temperature swings and EMI exposure. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP capability; provides deterministic 104MHz read timing for real-time task scheduling. Use Value: 4KB sector erase enables incremental firmware patching without full reflash; 20-year data retention ensures reliability over 15-year equipment lifecycle. |
Use Scenario: Holding boot code and sensor fusion algorithms for camera/radar ECUs requiring ASIL-B compliant startup sequence and secure boot verification. IC Role / Device Role / Timing Role: Secure boot ROM replacement; delivers verified firmware image to MCU via QPI at >50 MB/s to meet ISO 26262 cold-start timing requirements. Use Value: 64-bit unique ID binds cryptographic keys to hardware; OTP-locked security registers store root-of-trust certificates resistant to physical tampering. |
| IoT Edge Node Configuration | Medical Device Log Storage |
Use Scenario: Managing device-specific parameters, network credentials, and OTA update staging areas in battery-powered wireless sensors deployed in remote locations. IC Role / Device Role / Timing Role: Parameter and state storage with hardware write protection; /WP pin physically disables status register writes during field operation. Use Value: Low 4mA active and <1µA power-down current extends 10-year battery life; 4KB sectors allow atomic update of credential partitions without corrupting operational config. |
Use Scenario: Recording diagnostic logs, usage counters, and calibration history in portable ultrasound and infusion pumps subject to FDA 21 CFR Part 11 audit requirements. IC Role / Device Role / Timing Role: Tamper-evident event logging memory; security registers store digital signatures for log integrity verification. Use Value: 100,000 erase cycles support >50,000 log entries over device lifetime; JEDEC ID and SFDP ensure traceable driver compatibility across production batches. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3V supply (2.7–3.6V); no QPI mode; 80MHz max clock; lacks SFDP register and unique ID | Suitable for legacy 3V systems without XIP or secure boot needs | Select only if voltage rail is fixed at 3V and QPI/SFDP/ID features are unnecessary. |
| IS25LP128-JBLE | 1.8V supply (1.7–2.0V); supports octal DTR mode (up to 400MHz); includes independent /RESET pin in all packages | Better suited for high-throughput boot in next-gen RISC-V SoCs requiring dual-die stacking support | Prefer when >50MB/s sustained read is required and board layout accommodates octal interface routing. |
Compared with MX25L12833FZC-10G, W25Q128FWFIG offers lower voltage operation, QPI acceleration, and built-in security features; versus IS25LP128-JBLE, it trades octal bandwidth for broader package availability and simpler quad-SPI integration in cost-sensitive designs.
Availability
W25Q128FWFIG is available at Aetrix Electronics and suitable for industrial PLC firmware storage, automotive ADAS boot memory, and IoT edge node configuration requiring stable component supply across multi-year production cycles.
Supply support for W25Q128FWFIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial NOR/NAND flash and RAM products for embedded and industrial markets.
The W25Q series was designed specifically for high-reliability code storage and execute-in-place applications in resource-constrained microcontroller systems, emphasizing low-voltage operation, flexible erase granularity, and integrated security.
FAQ
What is the function of the /HOLD pin on the W25Q128FWFIG?
The /HOLD pin on the W25Q128FWFIG pauses ongoing SPI transfers while maintaining chip select assertion, allowing other devices to share the bus without interrupting the W25Q128FWFIG's internal state. When QE=0, it operates as /HOLD; when QE=1, it becomes IO3 for Quad SPI/QPI operation and /HOLD functionality is disabled.
Does the W25Q128FWFIG support true execute-in-place (XIP) operation?
Yes, the W25Q128FWFIG supports true XIP via Continuous Read Mode and QPI interface, enabling direct code execution from flash with as few as 8 clock cycles to initiate address access. This eliminates need for external RAM buffering in Cortex-M and RISC-V microcontrollers using supported boot loaders.
How many erase cycles does the W25Q128FWFIG guarantee?
The W25Q128FWFIG guarantees a minimum of 100,000 program/erase cycles per sector, validated across temperature and voltage ranges. This endurance rating applies to all 4KB sectors and is specified in the official Winbond datasheet Revision K, ensuring long-term reliability in firmware update scenarios.
Is the /RESET pin available on all W25Q128FWFIG package variants?
No - the dedicated /RESET pin is only present on the 16-pin SOIC 300-mil (Package Code F) variant. In 8-pin SOIC and WSON packages, the /HOLD pin can be configured as /RESET only when QE=0 and the HOLD/RST bit is set; this function is unavailable when QE=1.
What security features does the W25Q128FWFIG provide beyond basic write protection?
The W25Q128FWFIG provides three 256-byte OTP-lockable security registers, a factory-programmed 64-bit unique ID, JEDEC SFDP register for auto-configuration, and individual sector/block lock/unlock commands (36h/39h/7Eh/98h). These features collectively support secure boot chain binding and tamper-resistant log storage in regulated applications.
W25Q128FWFIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
W25Q128FWFIG FAQ
1.How can I place an order for W25Q128FWFIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWFIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWFIG reliable?
The price and inventory of W25Q128FWFIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWFIG is usually 5 days.
3.What payment methods are accepted for W25Q128FWFIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWFIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWFIG?
W25Q128FWFIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWFIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWFIG?
For technical support, including W25Q128FWFIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWFIG requirements.
6.How does Aetrix verify that W25Q128FWFIG is sourced from the original manufacturer or authorized distributors?
All W25Q128FWFIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWFIG meets industry standards.
7.What is the process for return or replacement of W25Q128FWFIG?
All W25Q128FWFIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWFIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWFIG part is unused and in its original packaging.
Return procedure for W25Q128FWFIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWFIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
