My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWFIG TR
- Part No.:
- W25Q128FWFIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
W25Q128FWFIG TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,154
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWFIG TR from Winbond is a 1.65–1.95V, 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, with 4KB uniform sectors, 104MHz max clock, and 50MB/s continuous read throughput. It enables XIP execution in space-constrained embedded systems requiring code storage, firmware updates, and parameter retention.
For engineers reviewing the W25Q128FWFIG TR datasheet, W25Q128FWFIG TR pinout, W25Q128FWFIG TR application, or W25Q128FWFIG TR equivalent, this page delivers verified package mapping (8-pin SOIC 208-mil), confirmed Quad Enable (QE) bit behavior, JEDEC ID support, 4KB sector erase granularity, and hardware write protection via /WP and /HOLD pins - all critical for boot loader integration, secure firmware partitioning, and low-power IoT design.
Technical Context
The W25Q128FWFIG TR implements a dual-mode I/O architecture: IO0–IO3 function as DI/DO (/WP, /HOLD) in Standard/Dual SPI mode, but reassign /WP and /HOLD to IO2/IO3 when Quad Enable (QE) is set in Status Register-2. Its command set includes Fast Read Quad I/O (EBh), Word Read Quad I/O (E7h), and Octal Word Read Quad I/O (E3h), enabling true execute-in-place (XIP) with ≤8-clock address overhead.
It features three 256-byte Security Registers with OTP locks, 64-bit unique ID per device, SFDP register for discoverable parameters, and volatile/non-volatile status bits (BP2–BP0, TB, SEC, CMP, SRP0/SRP1) for hierarchical memory protection - supporting both top/bottom array lock and individual 4KB sector lock via 36h/39h instructions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration with 1.8V logic domains without level shifters |
| Max Clock Frequency | 104 MHz SPI; supports 208 MHz (Dual I/O) and 416 MHz (Quad I/O) effective data rates |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), 32 KB blocks (2,048), 64 KB blocks (256), and full chip erase |
| Write Endurance | 100,000 program/erase cycles per sector - sufficient for field firmware update logging |
| Data Retention | 20 years at +85°C - validated for industrial temperature operation without refresh |
| Active Current | 4 mA typical at 104 MHz - enables low-duty-cycle sensor node firmware reads |
| Power-down Current | 1 µA typical - supports battery-backed retention in always-on edge devices |
Pinout & Package
W25Q128FWFIG TR is supplied in 8-pin SOIC 208-mil (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. Pin 7 functions as /HOLD in Standard/Dual SPI mode; when QE=1, it becomes IO3 for Quad SPI.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: high-Z output and standby current when high; required high-to-low transition after power-up before instruction acceptance |
| DO (IO1) (Pin 2) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional data lane 1 in Dual/Quad SPI; requires QE=0 for /HOLD functionality |
| /WP (IO2) (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware lock for Status Register writes; disabled as /WP and repurposed as IO2 when QE=1 |
| GND (Pin 4) | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance for stable 104MHz timing margins |
| DI (IO0) (Pin 5) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional data lane 0 in Dual/Quad SPI; used for all instruction/address/data writes |
| CLK (Pin 6) | Serial Clock Input | Edge-triggered timing source: rising edge for input sampling, falling edge for output valid; AC specs require tCH/tCL ≥ 4.8 ns at 104 MHz |
| /HOLD or /RESET (IO3) (Pin 7) | Hold/Reset Input / Bidirectional I/O | Pauses ongoing SPI transfer when active low; configurable as /RESET only if QE=0; unavailable as control pin when QE=1 |
| VCC (Pin 8) | Power Supply | 1.65–1.95V supply; must ramp monotonically during power-up; /CS tracking required per Figure 58 |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clocks per byte vs. 8+ in Standard SPI, enabling deterministic XIP latency for real-time boot code |
| Erase/Program Suspend & Resume | Allows background interrupt servicing during long erase cycles (e.g., 64KB block erase ~200ms), preserving system responsiveness |
| Individual Sector Lock (36h/39h) | Enables per-4KB sector write protection independent of BP bits - critical for OTA update staging partitions |
| Security Registers (3 × 256B) | OTP-lockable storage for cryptographic keys or calibration data, isolated from main array and inaccessible via standard read commands |
| Continuous Read Mode with Wrap | Supports 8/16/32/64-byte burst wrap, eliminating address increment overhead for sequential buffer fills in audio/video streaming |
| JEDEC ID + Unique 64-bit Serial Number | Enables automated BOM verification and device-specific firmware binding in mass production programming workflows |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing bootloader, safety-critical firmware images, and configuration tables in programmable logic controllers operating across -40°C to +85°C. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP capability; provides deterministic 104MHz SPI access for fast cold-boot recovery. Use Value: 4KB sector granularity allows atomic firmware patching without erasing entire application image; 20-year data retention ensures lifetime reliability in sealed enclosures. |
Use Scenario: Holding boot code and sensor calibration data for radar/EPS ECUs where functional safety (ISO 26262 ASIL-B) mandates verified memory integrity. IC Role / Device Role / Timing Role: Secure boot ROM replacement; leverages Security Registers for key storage and SFDP for auto-configured timing parameters. Use Value: Hardware /WP and individual sector lock prevent runtime corruption; JEDEC ID enables traceability across Tier-1 supply chain audits. |
| IoT Edge Node Parameter Log | Medical Device Configuration Archive |
Use Scenario: Logging sensor calibration offsets, fault history, and OTA update metadata in battery-powered wireless nodes with <1µA sleep current budget. IC Role / Device Role / Timing Role: Low-power parameter archive; uses power-down mode between BLE/Wi-Fi transmission bursts. Use Value: 1µA typical power-down current extends 10-year battery life; 100K endurance supports daily log writes over product lifetime. |
Use Scenario: Archiving FDA-mandated device configuration snapshots, calibration certificates, and audit trails in portable diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant configuration vault; employs OTP-locked Security Registers for regulatory compliance evidence. Use Value: 64-bit unique ID binds logs to specific units; top/bottom block protect isolates certified firmware from user-modifiable settings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3V supply (2.7–3.6V); no QPI mode; 80MHz max clock; lacks Security Registers and SFDP | Not suitable for 1.8V systems or XIP-critical designs; limited security features for regulated medical/industrial use | Select only if legacy 3V platform compatibility is mandatory and security/QPI are unnecessary |
| S25FL128SAGMFI001 | 1.8V supply; supports HyperBus interface (not SPI/QPI); 133MHz DDR clock; includes ECC on read | Requires HyperBus controller; higher bandwidth but incompatible pinout and protocol stack; ECC adds latency overhead | Prefer for high-throughput applications with HyperBus-capable SoCs; avoid for SPI-only microcontrollers |
Compared with W25Q128FWFIG TR, MX25L12833FZC-10G requires voltage translation in 1.8V systems and lacks QPI acceleration, while S25FL128SAGMFI001 demands HyperBus hardware support and offers ECC at the cost of SPI interoperability - making W25Q128FWFIG TR the optimal balance of 1.8V operation, multi-protocol flexibility, and embedded security for resource-constrained designs.
Availability
W25Q128FWFIG TR is available at Aetrix Electronics and suitable for industrial PLC firmware storage, automotive ADAS boot memory, IoT edge node parameter logging, medical device configuration archiving, and consumer electronics code shadowing requiring stable component supply across extended product lifecycles.
Supply support for W25Q128FWFIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including serial NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and communications markets since 1987.
The W25Q series was designed specifically for embedded systems needing high-speed, low-voltage, secure serial flash with flexible erase granularity and robust protocol support - targeting boot code, firmware, and parameter storage in space- and power-constrained environments.
FAQ
What is the supply voltage range for W25Q128FWFIG TR?
The W25Q128FWFIG TR operates exclusively within a 1.65 V to 1.95 V supply range. It is not rated for 3.3 V or dual-voltage operation. This strict 1.8 V nominal range ensures compatibility with modern ultra-low-power microcontrollers and eliminates the need for level-shifting circuitry in 1.8 V system designs. Operating outside this window may cause undefined behavior or permanent damage.
Does W25Q128FWFIG TR support Quad SPI mode out of the box?
No, W25Q128FWFIG TR requires the Quad Enable (QE) bit in Status Register-2 to be set (to '1') before Quad SPI mode activates. By default, QE=0 at power-up, configuring pins /WP and /HOLD as control inputs. Only after issuing Write Status Register (31h) with QE=1 do those pins become IO2 and IO3. This prevents accidental mode switching during initialization.
How many 4KB sectors does W25Q128FWFIG TR contain?
W25Q128FWFIG TR contains exactly 4,096 uniform 4KB sectors, totaling 16 MB (128 M-bit). Each sector can be independently erased using the 20h instruction. This fine-grained granularity enables reliable firmware differential updates and secure parameter partitioning without disturbing adjacent code or data regions in the memory map.
Can W25Q128FWFIG TR be used for execute-in-place (XIP) applications?
Yes, W25Q128FWFIG TR supports true XIP via Continuous Read Mode and QPI. With as few as 8 clocks to address memory and burst wrap options (8/16/32/64-byte), it delivers deterministic latency for instruction fetches. Verified performance reaches 50 MB/s sustained read throughput - exceeding many parallel flash alternatives and enabling direct CPU execution from flash in Cortex-M and RISC-V systems.
What is the purpose of the /RESET pin on W25Q128FWFIG TR?
The /RESET pin on W25Q128FWFIG TR is only present in the 16-pin SOIC 300-mil package (not the 8-pin SOIC 208-mil used in W25Q128FWFIG TR). For W25Q128FWFIG TR (8-pin SOIC), reset functionality is multiplexed onto pin 7 (/HOLD or /RESET) and is only available when QE=0. When QE=1, pin 7 serves as IO3 and reset is software-only (66h + 99h).
W25Q128FWFIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
W25Q128FWFIG TR FAQ
1.How can I place an order for W25Q128FWFIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWFIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWFIG TR reliable?
The price and inventory of W25Q128FWFIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWFIG TR is usually 5 days.
3.What payment methods are accepted for W25Q128FWFIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWFIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWFIG TR?
W25Q128FWFIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWFIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWFIG TR?
For technical support, including W25Q128FWFIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWFIG TR requirements.
6.How does Aetrix verify that W25Q128FWFIG TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FWFIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWFIG TR meets industry standards.
7.What is the process for return or replacement of W25Q128FWFIG TR?
All W25Q128FWFIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWFIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWFIG TR part is unused and in its original packaging.
Return procedure for W25Q128FWFIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWFIG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
