My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWSIG
- Part No.:
- W25Q128FWSIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128FWSIG.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWSIG from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, operating at 1.65–1.95V with 104MHz max clock rate, 4KB uniform sector erase, and integrated security registers. It enables XIP execution in embedded boot code storage and firmware update applications.
For engineers reviewing the W25Q128FWSIG datasheet, W25Q128FWSIG pinout, W25Q128FWSIG application, or W25Q128FWSIG equivalent, key selection criteria include Quad Enable (QE) bit configuration, /HOLD vs /RESET pin mapping per package, 4KB sector granularity for parameter storage, and JEDEC SFDP register support for auto-configuration.
Technical Context
The W25Q128FWSIG implements a flexible SPI command architecture with volatile/non-volatile status register control (BP2–BP0, TB, SEC, QE, SRP0/SRP1), enabling hardware- and software-based write protection down to individual 4KB sectors. Its dual-function IO pins (IO0–IO3) reconfigure based on QE bit state: /WP and /HOLD become IO2/IO3 in Quad mode.
It supports three distinct operational modes-Standard SPI (4-wire), Dual I/O (2-data-line), and Quad I/O/QPI (4-data-line)-with instruction overhead reduced via Continuous Read Mode (8-clock address setup) and QPI's 2-cycle instruction encoding. Erase/program suspend/resume allows interleaved background operations without halting host access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration into 1.8V logic domains without level shifting |
| Max Clock Frequency | 104 MHz (SPI), 208 MHz equiv. (Dual I/O), 416 MHz equiv. (Quad I/O/QPI) - delivers up to 50 MB/s continuous read throughput |
| Erase Granularity | 4 KB sectors (4,096 total), 32 KB blocks (2,048), 64 KB blocks (256), full chip - supports fine-grained firmware partitioning and data logging |
| Write Endurance | 100,000 program/erase cycles per sector - suitable for field-updatable bootloaders and configuration storage |
| Data Retention | 20 years at +25°C - ensures long-term reliability in industrial and automotive control modules |
| Security Features | Three 256-byte OTP-lockable security registers, 64-bit unique ID, SFDP register - enables secure key storage and device authentication |
Pinout & Package
W25Q128FWSIG is packaged in an 8-pin SOIC 208-mil (Package Code S) with standard SPI pinout and shared /HOLD or /RESET functionality on Pin 7 depending on Status Register configuration.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO output when deasserted; required low-to-high transition before new instruction acceptance |
| 2 DO (IO1) | Data Output / Quad I/O Line 1 | Unidirectional output in Standard SPI; bidirectional in Dual/Quad modes; used for status/data reads on CLK falling edge |
| 3 /WP (IO2) | Write Protect Input / Quad I/O Line 2 | Hardware lock for status register when QE=0; becomes IO2 in Quad mode (QE=1); active-low |
| 4 GND | Ground Reference | Primary return path for VCC and all I/O signals; must be low-impedance for stable timing and noise immunity |
| 5 DI (IO0) | Data Input / Quad I/O Line 0 | Unidirectional input in Standard SPI; bidirectional in Dual/Quad modes; accepts instructions/addresses/data on CLK rising edge |
| 6 CLK | Serial Clock Input | Master-generated timing reference; defines setup/hold windows for all SPI transactions; max 104 MHz |
| 7 /HOLD or /RESET (IO3) | Hold/Reset Input / Quad I/O Line 3 | Pauses ongoing operation when low (/HOLD); resets internal state when pulsed (/RESET); function selected by HOLD/RST bit in Status Register-2 |
| 8 VCC | Power Supply | 1.65–1.95 V supply; powers core logic, charge pumps, and I/O buffers; requires local 100nF decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clock cycles per command, enabling deterministic XIP latency and higher effective bandwidth than standard SPI |
| Continuous Read Mode | Supports wrap lengths of 8/16/32/64 bytes with only 8 clocks to initiate address transfer - minimizes CPU wait states during sequential code fetch |
| Erase/Program Suspend & Resume | Allows host to pause background erase/program operations to service time-critical reads/writes - critical for real-time firmware updates |
| Volatile & Non-Volatile Status Control | BP2–BP0, TB, SEC, QE, SRP0/SRP1 bits can be set either temporarily (volatile) or permanently (non-volatile) - enables dynamic protection policy changes without reprogramming |
| JEDEC SFDP Register | Provides standardized, read-only parameter table (e.g., erase times, voltage ranges, command sets) - eliminates hard-coded timing assumptions in bootloader drivers |
Applications
| Boot Code Storage | Firmware Update Storage |
|---|---|
|
Use Scenario: Storing primary bootloader and application firmware images for microcontrollers with XIP-capable SPI interfaces. IC Role / Device Role / Timing Role: Non-volatile code storage with deterministic read latency; directly executed via Quad SPI or QPI bus. Use Value: Eliminates external RAM copy step; reduces BOM cost and boot time; leverages 4KB sector erase for atomic firmware patching. |
Use Scenario: Holding staged firmware images and delta updates in IoT edge gateways prior to validation and activation. IC Role / Device Role / Timing Role: Field-updatable persistent storage with sector-level write protection to prevent corruption during power loss. Use Value: Enables safe A/B firmware swapping using independent 4KB sectors; supports suspend/resume during OTA download interruptions. |
| Configuration & Calibration Data | Secure Key Storage |
|
Use Scenario: Retaining device-specific calibration coefficients, network credentials, and user preferences across power cycles in medical sensors. IC Role / Device Role / Timing Role: Parameter storage with hardware write-protection (via /WP pin and BP bits) and fast random-access reads. Use Value: Prevents accidental overwrites during runtime; 4KB sector granularity allows isolated updates without disturbing adjacent settings. |
Use Scenario: Storing cryptographic keys, certificates, and device identity tokens in industrial PLCs requiring tamper resistance. IC Role / Device Role / Timing Role: Secure non-volatile storage using OTP-locked security registers and 64-bit unique ID for binding. Use Value: Provides hardware-enforced confidentiality and authenticity; prevents key extraction via standard read commands. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | Same density (128Mb), 1.65–2.0V supply, but max SPI clock 80MHz; no QPI mode; lacks SFDP register and security registers | Suitable for cost-sensitive designs where QPI/XIP and secure key storage are not required | Choose when lower performance and simplified driver stack outweigh need for advanced features |
| S25FL128SAGMFI000 | 128Mb, 2.7–3.6V supply only; supports HyperBus interface (not SPI/QPI); includes ECC and configurable sector protection | Targeted at high-reliability automotive applications requiring ECC and wider voltage range | Select only if system uses HyperBus controller and requires built-in ECC for safety-critical code storage |
Compared with MX25L12833FZC-10G, W25Q128FWSIG delivers 30% higher bandwidth and hardware security extensions; versus S25FL128SAGMFI000, it offers 1.8V compatibility and SPI/QPI interoperability at the expense of ECC and automotive qualification.
Availability
W25Q128FWSIG is available at Aetrix Electronics and suitable for boot code storage, firmware update storage, and configuration data retention requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for W25Q128FWSIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial NOR/NAND flash and mobile DRAM, serving industrial, automotive, and consumer markets since 1987.
The W25Q series targets high-performance, low-voltage embedded systems requiring reliable code storage, fast XIP execution, and integrated security - designed specifically for space-constrained MCU-based applications.
FAQ
What is the function of Pin 7 (/HOLD or /RESET) on W25Q128FWSIG?
Pin 7 on W25Q128FWSIG serves dual functionality: it operates as /HOLD to pause ongoing operations when low (while /CS is active), or as /RESET to initialize internal logic when pulsed, depending on the HOLD/RST bit setting in Status Register-2. This behavior is exclusive to 8-pin SOIC packages like W25Q128FWSIG and does not require external pull-ups for default operation.
Does W25Q128FWSIG support execute-in-place (XIP) operation?
Yes, W25Q128FWSIG supports true XIP via Continuous Read Mode and Quad I/O or QPI interfaces. With as few as 8 clocks to initiate address transfer and sustained 50 MB/s read throughput, it enables microcontrollers to execute code directly from flash without copying to RAM - confirmed in Section 1 and Figure 3 of the official datasheet.
How is Quad SPI mode enabled on W25Q128FWSIG?
Quad SPI mode on W25Q128FWSIG is enabled by setting the Quad Enable (QE) bit in Status Register-2 (SR2). When QE = 1, Pins 3 (/WP) and 7 (/HOLD or /RESET) become IO2 and IO3 respectively, allowing four-bit-wide data transfers. This configuration is non-volatile unless overwritten, and must be verified before issuing Quad I/O commands like 6Bh or EBh.
What package type does W25Q128FWSIG use?
W25Q128FWSIG uses an 8-pin SOIC 208-mil package (Package Code S), as specified in Section 3.1 and Table 11.1 of the datasheet. This package includes standard SPI pins plus dual-function Pin 7 for /HOLD or /RESET, and is distinct from WSON, TFBGA, or WLCSP variants of the same family.
Can W25Q128FWSIG be used in automotive applications?
W25Q128FWSIG is rated for –40°C to +85°C operation and meets industrial temperature requirements, but it is not AEC-Q100 qualified. For automotive applications requiring qualification, Winbond offers the W25Q128JW variant; W25Q128FWSIG is intended for industrial, networking, and consumer embedded systems where extended temperature range suffices without formal automotive certification.
W25Q128FWSIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128FWSIG FAQ
1.How can I place an order for W25Q128FWSIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWSIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWSIG reliable?
The price and inventory of W25Q128FWSIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWSIG is usually 5 days.
3.What payment methods are accepted for W25Q128FWSIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWSIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWSIG?
W25Q128FWSIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWSIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWSIG?
For technical support, including W25Q128FWSIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWSIG requirements.
6.How does Aetrix verify that W25Q128FWSIG is sourced from the original manufacturer or authorized distributors?
All W25Q128FWSIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWSIG meets industry standards.
7.What is the process for return or replacement of W25Q128FWSIG?
All W25Q128FWSIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWSIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWSIG part is unused and in its original packaging.
Return procedure for W25Q128FWSIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWSIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
