My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWSIG TR
- Part No.:
- W25Q128FWSIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128FWSIG TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,238
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWSIG TR from Winbond is a 1.8V, 128M-bit serial NOR flash memory with Dual/Quad SPI and QPI interfaces, organized as 65,536 × 256-byte pages, supporting 4KB/32KB/64KB erase granularity and true execute-in-place (XIP) operation. It delivers up to 416MB/s equivalent bandwidth via Quad I/O at 104MHz clock, with <1µA power-down current and -40°C to +85°C operation - deployed in embedded boot code storage and firmware update systems.
For engineers reviewing the W25Q128FWSIG TR datasheet, W25Q128FWSIG TR pinout, W25Q128FWSIG TR application, or W25Q128FWSIG TR equivalent, key selection criteria include 1.8V supply compatibility, Quad Enable (QE) bit configuration for IO2/IO3 remapping, /HOLD vs /RESET pin behavior across package variants, and JEDEC SFDP register support for auto-configuration.
Technical Context
The W25Q128FWSIG TR implements a unified SPI/QPI command set with hardware-selectable interface modes: Standard SPI uses DI/DO unidirectionally; Dual/Quad SPI repurpose /WP and /HOLD as bidirectional IO2/IO3 when the non-volatile QE bit (Status Register-2, bit 1) is set. QPI mode enables 2-clock instruction cycles and full 4-line bidirectional data transfer.
Its architecture includes three 256-byte one-time-programmable (OTP) security registers, 64-bit unique ID, and flexible protection schemes - including volatile/non-volatile BP2–BP0 bits, top/bottom array control (TB), complement protect (CMP), and individual sector/block lock/unlock instructions (36h/39h/3Dh).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte programmable pages |
| Supply Voltage | 1.65 V to 1.95 V - mandates low-voltage system integration; not compatible with 3.3V I/O without level shifting |
| Max Clock Frequency | 104 MHz for Standard/Dual/Quad SPI; enables 416 MB/s effective throughput in Quad I/O mode |
| Erase Granularity | 4 KB sectors (4,096 total), 32 KB blocks (512), 64 KB blocks (256) - supports fine-grained firmware partitioning |
| Write Endurance | 100,000 program/erase cycles per sector - validated for frequent OTA update partitions |
| Data Retention | 20 years at +85°C - qualified for industrial lifecycle requirements without refresh |
| Interface Modes | Standard SPI, Dual I/O, Quad I/O, and QPI - mode selected via instruction (38h/FFh) and QE bit setting |
Pinout & Package
W25Q128FWSIG TR is supplied in an 8-pin SOIC 208-mil package (Package Code S), with pins assigned as /CS, DO (IO1), /WP (IO2), GND, DI (IO0), CLK, /HOLD or /RESET (IO3), and VCC. Pin functions shift under Quad I/O mode: /WP and /HOLD become IO2 and IO3 when QE=1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO output and standby current when deasserted |
| DI (IO0) | Serial Data Input / Bidirectional I/O | Input for Standard SPI; becomes bidirectional IO0 in Dual/Quad modes; requires QE=1 for Quad use |
| DO (IO1) | Serial Data Output / Bidirectional I/O | Output for Standard SPI; becomes bidirectional IO1 in Dual/Quad modes; no QE dependency |
| /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware write-protection when low; remapped to IO2 only when QE=1; inactive in Quad mode otherwise |
| /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses ongoing SPI transaction; remapped to IO3 only when QE=1; disabled in Quad mode if not configured |
| CLK | Serial Clock Input | Edge-triggered timing reference for all SPI/QPI operations; max 104 MHz |
| VCC | Power Supply | 1.65–1.95 V supply; decoupling capacitor required per datasheet layout guidelines |
| GND | Ground Reference | Signal and power return path; must be low-impedance and separated from noisy digital ground |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clocks per command, enabling deterministic XIP latency and higher sustained bandwidth than standard SPI |
| Erase/Program Suspend & Resume | Allows background read access during long erase/program operations - critical for real-time systems requiring concurrent firmware access |
| JEDEC SFDP Register | Enables automatic driver configuration by host controller; eliminates hard-coded timing parameters and improves portability across platforms |
| 64-bit Unique Serial Number | Provides device-level traceability and secure key derivation without external EEPROM; factory-programmed and read-only |
| Three 256-byte Security Registers | Supports OTP locking for cryptographic keys or calibration data; each register has independent lock bits preventing further writes |
Applications
| Boot Code Storage | Firmware Over-the-Air (OTA) Updates |
|---|---|
Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers during cold start. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Quad I/O interface; executes directly from flash without RAM copy. Use Value: Reduces BOM cost and boot time by eliminating external RAM loading; leverages 104MHz Quad I/O for sub-100ms firmware fetch. | Use Scenario: Receiving and validating encrypted firmware images in connected IoT gateways or industrial PLCs. IC Role / Device Role / Timing Role: Secure, field-upgradable storage partition with sector-level erase isolation and security register-backed signature verification keys. Use Value: Enables atomic, fail-safe updates using 4KB sector boundaries; OTP security registers prevent key extraction post-deployment. |
| Configuration & Calibration Data | Real-Time OS Kernel Image |
Use Scenario: Persisting sensor calibration coefficients, network credentials, and user preferences in medical diagnostics equipment. IC Role / Device Role / Timing Role: Parameter storage with hardware write protection (/WP pin + BP bits) and individual sector lock (36h/39h). Use Value: Prevents accidental overwrite during field service; supports >100k write cycles for recalibration logs without wear leveling. | Use Scenario: Hosting RTOS kernel image (e.g., FreeRTOS, Zephyr) in automotive ADAS ECUs requiring deterministic boot latency. IC Role / Device Role / Timing Role: Low-latency XIP execution source with Continuous Read Mode and 8-clock address overhead. Use Value: Achieves <50ms kernel load time via Quad I/O Fast Read (6Bh) and wrap-mode burst reads - meets ASIL-B timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3.3V supply only; supports DTR mode but lacks QPI; 80MHz max clock | Not suitable for 1.8V systems; requires level shifters in mixed-voltage designs | Select only if legacy 3.3V infrastructure exists and QPI/XIP is unnecessary |
| S25FL128SAGMFI000 | 1.8V supply; includes built-in ECC and configurable dummy cycles; 133MHz max clock | Better suited for safety-critical applications requiring error correction; higher pin count (16-pin SOIC) | Prefer when functional safety (IEC 61508) compliance or enhanced reliability is mandated |
Compared with MX25L12833FZC-10G and S25FL128SAGMFI000, the W25Q128FWSIG TR uniquely balances 1.8V operation, QPI-enabled XIP performance, and compact 8-pin SOIC packaging - making it optimal for space-constrained, battery-powered, and dual-voltage embedded systems where firmware agility and low active power (<4mA) are prioritized.
Availability
W25Q128FWSIG TR is available at Aetrix Electronics and suitable for boot code storage, firmware OTA updates, and configuration data retention requiring stable component supply across industrial, automotive, and consumer electronics programs.
Supply support for W25Q128FWSIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including SPI NOR/NAND flash, PSRAM, and mobile DRAM.
The W25Q series targets high-performance, low-voltage embedded systems demanding reliable code storage, fast XIP execution, and robust security - designed specifically for MCU boot, firmware update, and parameter retention in resource-constrained environments.
FAQ
What is the supply voltage range for the W25Q128FWSIG TR?
The W25Q128FWSIG TR operates from 1.65 V to 1.95 V. This strict 1.8V nominal range means it is incompatible with 3.3V SPI buses without level translation. The device draws as little as 4mA during active read operations and less than 1µA in power-down mode, making it suitable for battery-powered applications. All timing parameters and DC characteristics in the datasheet are specified within this voltage window.
Does the W25Q128FWSIG TR support execute-in-place (XIP) operation?
Yes, the W25Q128FWSIG TR supports true XIP via its Continuous Read Mode and Quad I/O interface. When configured with QE=1 and using Fast Read Quad I/O (6Bh) or QPI instructions, it achieves low instruction overhead (as few as 8 clocks to address memory) and sustained bandwidth up to 416 MB/s - enabling direct CPU execution of firmware without RAM loading. This capability is validated across the full temperature range (-40°C to +85°C).
How does the /WP and /HOLD pin behavior change in Quad SPI mode?
In Quad SPI mode (enabled by setting the QE bit in Status Register-2), the /WP and /HOLD pins on the W25Q128FWSIG TR are remapped to IO2 and IO3 respectively. Their hardware protection and hold functions become inactive. To retain write protection, users must rely on software-controlled status register bits (BP2–BP0, TB, CMP) instead. This behavior is explicit in the datasheet's pin description notes and applies to all 8-pin packages including the W25Q128FWSIG TR.
What package type is used for the W25Q128FWSIG TR?
The W25Q128FWSIG TR uses an 8-pin SOIC 208-mil package (Package Code S), with standard pinout: Pin 1 = /CS, Pin 2 = DO (IO1), Pin 3 = /WP (IO2), Pin 4 = GND, Pin 5 = DI (IO0), Pin 6 = CLK, Pin 7 = /HOLD or /RESET (IO3), Pin 8 = VCC. This package is RoHS-compliant, halogen-free, and rated for industrial temperature operation (-40°C to +85°C).
Can the W25Q128FWSIG TR be used in systems requiring functional safety certification?
The W25Q128FWSIG TR itself is not ASIL-certified or ISO 26262-qualified. While it offers robust features - including 20-year data retention, 100,000 erase cycles, and OTP security registers - it lacks built-in ECC, end-to-end CRC, or safety monitor circuitry required for automotive safety integrity levels. For ASIL-B/C applications, designers should consider alternatives like Cypress S25FL128S or Micron MT25QL128, which provide certified error correction and safety documentation. The W25Q128FWSIG TR remains appropriate for industrial and consumer systems where safety certification is not mandated.
W25Q128FWSIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128FWSIG TR FAQ
1.How can I place an order for W25Q128FWSIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWSIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWSIG TR reliable?
The price and inventory of W25Q128FWSIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWSIG TR is usually 5 days.
3.What payment methods are accepted for W25Q128FWSIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWSIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWSIG TR?
W25Q128FWSIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWSIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWSIG TR?
For technical support, including W25Q128FWSIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWSIG TR requirements.
6.How does Aetrix verify that W25Q128FWSIG TR is sourced from the original manufacturer or authorized distributors?
All W25Q128FWSIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWSIG TR meets industry standards.
7.What is the process for return or replacement of W25Q128FWSIG TR?
All W25Q128FWSIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWSIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWSIG TR part is unused and in its original packaging.
Return procedure for W25Q128FWSIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWSIG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
