My Inquiry
My Account
Winbond Electronics Corporation W25Q128FWSIQ
- Part No.:
- W25Q128FWSIQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128FWSIQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,657
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128FWSIQ from Winbond is a 1.8V, 128M-bit serial NOR flash memory supporting Standard/Dual/Quad SPI and QPI interfaces, organized as 65,536 × 256-byte pages with 4KB uniform sector erase, 32KB/64KB block erase, and chip erase capabilities. It delivers up to 104MHz SPI clock rate (416MHz equivalent in Quad I/O), 50MB/s continuous read throughput, and operates across –40°C to +85°C for embedded code storage and XIP execution.
For engineers reviewing the W25Q128FWSIQ datasheet, W25Q128FWSIQ pinout, W25Q128FWSIQ application, or W25Q128FWSIQ equivalent, key selection criteria include its 1.65–1.95V supply range, hardware /WP and /HOLD pins (SOIC-8), quad-enable (QE) bit dependency for IO2/IO3 remapping, and JEDEC-compliant SFDP register for auto-configuration in modern boot loaders.
Technical Context
The W25Q128FWSIQ implements a command-driven SPI/QPI interface with configurable I/O modes: Standard SPI uses DI/DO unidirectionally; Dual/Quad SPI repurposes pins as bidirectional IO0–IO3 upon QE bit setting; QPI enables 4-bit instruction/data transfers per clock cycle. Its internal architecture includes a 256-byte page buffer, sector/block erase logic, and three 256-byte security registers with OTP lock capability.
Operation relies on volatile/non-volatile status register bits (BP0–BP2, TB, SEC, CMP, SRP0/SRP1, QE, DRV0/DRV1, HOLD/RST) to control protection granularity, driver strength, and pin function mapping. Erase/program suspend/resume functionality enables concurrent background operations, while the 64-bit unique ID supports device-level traceability in secure firmware deployments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte programmable pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration with 1.8V logic domains without level shifting |
| Max SPI Clock | 104 MHz - supports 416 MB/s effective bandwidth in Quad I/O mode with Fast Read Quad I/O (EBh) |
| Erase Granularity | 4 KB sectors (4,096 total), 32 KB blocks (2,048), 64 KB blocks (1,024), full chip - allows fine-grained data partitioning |
| Endurance & Retention | 100,000 program/erase cycles; 20-year data retention - suitable for field-updatable firmware storage |
| Operating Temp | –40°C to +85°C - qualified for industrial-grade embedded systems and automotive infotainment head units |
| Security Features | 64-bit unique ID, SFDP register, three 256-byte OTP-lockable security registers - supports secure boot and anti-cloning |
Pinout & Package
W25Q128FWSIQ is supplied in an 8-pin SOIC 208-mil package (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. Pin functions are mode-dependent: /WP and /HOLD are active-low control inputs in Standard/Dual SPI; in Quad SPI mode (QE=1), pins 3 and 7 become IO2 and IO3 respectively.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: high = high-Z output, low = active communication; must toggle high→low after power-up to accept new instructions |
| DO (IO1) (Pin 2) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional data lane 1 in Dual/Quad SPI; requires QE=1 for Quad use |
| /WP (IO2) (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware lock for status register writes; becomes IO2 in Quad SPI when QE=1; not available in QPI mode |
| GND (Pin 4) | Ground Reference | Primary return path for VCC and all I/O signals; decoupling capacitor must be placed adjacent to this pin |
| DI (IO0) (Pin 5) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional data lane 0 in Dual/Quad SPI; required for all instruction/address loading |
| CLK (Pin 6) | Serial Clock Input | Edge-triggered timing reference for all SPI/QPI transfers; max 104 MHz; no internal clock multiplication |
| /HOLD or /RESET (IO3) (Pin 7) | Hold/Reset Input / Bidirectional I/O | Pauses ongoing transfers when low (/HOLD); resets internal state when pulsed (/RESET); becomes IO3 in Quad SPI if QE=1 |
| VCC (Pin 8) | Power Supply | 1.65–1.95 V core supply; requires local 1 µF ceramic decoupling; no internal voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to 2 clocks per byte, enabling true execute-in-place (XIP) from flash without RAM shadowing |
| Erase/Program Suspend & Resume | Allows foreground read access during background erase/program - critical for real-time firmware update without system stall |
| Flexible Protection Architecture | Combines hardware /WP pin, volatile/non-volatile status register bits (BP0–BP2, TB, SEC), and OTP-locked security registers for layered write protection |
| Continuous Read Mode | Supports wrap lengths of 8/16/32/64 bytes with only 8-clock instruction overhead - minimizes latency for sequential code fetch |
| JEDEC SFDP Compliance | Enables automatic configuration by host bootloader via Read SFDP Register (5Ah) - eliminates hard-coded timing parameters |
Applications
| Boot Code Storage | Firmware Update Storage |
|---|---|
Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers at power-on reset. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Quad SPI interface; provides deterministic 104MHz read timing for fast boot sequence. Use Value: Eliminates external RAM copy step; reduces boot time by >30% vs. standard SPI due to Continuous Read and QPI efficiency. | Use Scenario: Holding over-the-air (OTA) firmware images in IoT gateways before validation and atomic swap. IC Role / Device Role / Timing Role: Field-updatable storage with sector-level erase isolation; supports concurrent background erase via suspend/resume. Use Value: Enables zero-downtime updates: new image writes to spare sectors while live firmware executes from protected sectors. |
| Secure Configuration Data | Industrial HMI Display Memory |
Use Scenario: Storing calibrated sensor coefficients, cryptographic keys, and device-specific credentials in medical diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant parameter storage using OTP-locked security registers and 64-bit unique ID for binding to hardware identity. Use Value: Prevents unauthorized key extraction or parameter tampering; meets IEC 62304 Class C software safety requirements. | Use Scenario: Caching GUI assets (fonts, icons, bitmaps) for touch-enabled HMIs in factory automation panels. IC Role / Device Role / Timing Role: High-bandwidth asset repository interfaced via Quad SPI to display controller; leverages 50MB/s continuous read for smooth UI rendering. Use Value: Reduces external memory footprint by 75%; avoids DRAM refresh overhead and associated EMI in noise-sensitive environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3V supply (2.7–3.6V); same 128M-bit density, 104MHz clock, SOIC-8 package; lacks QPI mode and SFDP register | Requires level-shifting for 1.8V systems; no auto-configuration support - firmware must hardcode timing parameters | Select when legacy 3V infrastructure exists and QPI/XIP is unnecessary |
| S25FL128SAGMFI000 | 1.8V supply; 128M-bit; supports Octal DTR mode (up to 400MB/s); includes built-in ECC and error recovery | Higher bandwidth and reliability for mission-critical storage; larger footprint (16-pin SOIC) and higher cost | Select for aerospace or rail transport systems requiring AEC-Q100 Grade 2 qualification and end-to-end data integrity |
Compared with MX25L12833FZC-10G, W25Q128FWSIQ enables lower-power 1.8V operation and QPI-based XIP, while S25FL128SAGMFI000 adds ECC and Octal DTR but increases BOM cost and layout complexity - W25Q128FWSIQ balances performance, security, and integration simplicity for industrial edge devices.
Availability
W25Q128FWSIQ is available at Aetrix Electronics and suitable for industrial HMI, medical diagnostics, IoT gateway firmware, and automotive infotainment systems requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for W25Q128FWSIQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and consumer markets since 1987.
The W25Q series targets high-performance, low-voltage embedded systems requiring reliable code storage, secure firmware updates, and execute-in-place capability - designed specifically for resource-constrained microcontrollers with minimal pin count.
FAQ
What is the supply voltage range supported by the W25Q128FWSIQ?
The W25Q128FWSIQ operates from 1.65 V to 1.95 V. This narrow 1.8V nominal range ensures compatibility with modern ultra-low-power MCUs and eliminates the need for external level shifters in 1.8V system designs. Operation outside this window may cause undefined behavior or permanent damage. The device draws only 4 mA typical active current and less than 1 µA in power-down mode, making it ideal for battery-powered edge nodes where W25Q128FWSIQ serves as primary firmware storage.
Does the W25Q128FWSIQ support execute-in-place (XIP) operation?
Yes, the W25Q128FWSIQ supports true XIP through its Continuous Read Mode and Quad Peripheral Interface (QPI). With as few as 8 clocks to initiate a read and wrap lengths up to 64 bytes, it delivers deterministic low-latency access required for direct code execution. When configured in QPI mode (via Enter QPI Mode instruction 38h), the W25Q128FWSIQ reduces instruction overhead significantly, enabling Cortex-M7 and similar cores to run application code directly from flash without RAM shadowing - a key advantage confirmed in Winbond's AN-403 application note.
How does the /WP pin function differ between Standard SPI and Quad SPI modes on the W25Q128FWSIQ?
In Standard SPI mode, the /WP pin (Pin 3) is an active-low hardware write protect input that locks status register writes when asserted. In Quad SPI mode - enabled only after setting the non-volatile Quad Enable (QE) bit in Status Register-2 - Pin 3 becomes bidirectional IO2 and the /WP function is disabled. This functional remapping is irreversible without resetting the QE bit, and the W25Q128FWSIQ datasheet explicitly states that /WP is "not available" in Quad I/O operation. Designers must configure protection using status register bits (BP0–BP2, TB, SEC) when using Quad SPI.
What package type is used for the W25Q128FWSIQ part number?
The W25Q128FWSIQ uses the 8-pin SOIC 208-mil package (Package Code S), with body dimensions of 5.3 mm × 5.3 mm × 1.95 mm. This industry-standard footprint ensures drop-in compatibility with existing PCB layouts designed for earlier Winbond W25Qxx family members. The 'SIQ' suffix denotes Industrial temperature grade (–40°C to +85°C) and lead-free, RoHS-compliant packaging - verified in Winbond's official ordering information table (Section 11.1).
Can the W25Q128FWSIQ be used with a microcontroller that only supports standard SPI?
Yes, the W25Q128FWSIQ is fully backward-compatible with standard SPI (CLK, /CS, DI, DO, /WP, /HOLD). It requires no configuration to operate in this mode - the Quad Enable (QE) bit defaults to 0 after power-up or reset. All standard SPI instructions (e.g., Read Data 03h, Page Program 02h, Sector Erase 20h) function identically to legacy serial flash devices. The W25Q128FWSIQ thus provides seamless upgrade path: designers can start with basic SPI and later enable Dual/Quad SPI or QPI for performance gains without changing hardware.
W25Q128FWSIQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 60µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128FWSIQ FAQ
1.How can I place an order for W25Q128FWSIQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128FWSIQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128FWSIQ reliable?
The price and inventory of W25Q128FWSIQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128FWSIQ is usually 5 days.
3.What payment methods are accepted for W25Q128FWSIQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128FWSIQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128FWSIQ?
W25Q128FWSIQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128FWSIQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128FWSIQ?
For technical support, including W25Q128FWSIQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128FWSIQ requirements.
6.How does Aetrix verify that W25Q128FWSIQ is sourced from the original manufacturer or authorized distributors?
All W25Q128FWSIQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128FWSIQ meets industry standards.
7.What is the process for return or replacement of W25Q128FWSIQ?
All W25Q128FWSIQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128FWSIQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128FWSIQ part is unused and in its original packaging.
Return procedure for W25Q128FWSIQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128FWSIQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
