Winbond Electronics Corporation W25Q128JVBIM TR
- Part No.:
- W25Q128JVBIM TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
W25Q128JVBIM TR.pdf
- Description:
- IC FLASH 128MBIT SPI 24TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,189
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JVBIM TR from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Dual/Quad SPI, QPI, and DTR read modes. It operates from 2.7V to 3.6V, delivers up to 133MHz SPI clock rate (532MHz equivalent Quad I/O), features 4KB uniform sectors, 100K program-erase cycles per sector, and -40°C to +85°C industrial temperature range. It is used for XIP code execution, firmware storage, and parameter retention in microcontroller-based embedded systems.
For engineers reviewing the W25Q128JVBIM TR datasheet, W25Q128JVBIM TR pinout, W25Q128JVBIM TR application, or W25Q128JVBIM TR equivalent, key selection criteria include Quad Enable (QE) bit configuration, /HOLD vs /RESET pin availability by package, DTR timing compliance, and sector protection granularity for secure firmware updates.
Technical Context
The W25Q128JVBIM TR implements a flexible SPI-compatible interface with mode-selectable operation: Standard SPI (DI/DO), Dual SPI (IO0/IO1), Quad SPI (IO0–IO3), and QPI (all four IOs as bidirectional). Its command set includes DTR Fast Read (0Dh, BDh, EDh) requiring precise setup/hold timing on CLK and data lines relative to DTR enable state.
Internally, it uses a 65,536-page (256-byte/page) array organized into 4,096 × 4KB sectors and 256 × 64KB blocks. Erase/suspend/resume functionality, volatile/non-volatile status register bits (BP2–BP0, TB, SEC, QE, DRV0/DRV1), and three 256-byte security registers support robust firmware integrity and field-upgrade safety.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB); enables full MCU boot image + application + config storage in single device |
| Interface Modes | Standard/Dual/Quad SPI, QPI, and DTR-capable; supports XIP with ≤8-clock address overhead |
| Max Clock Rate | 133 MHz SPI; yields 266 MB/s dual-I/O and 532 MB/s quad-I/O effective throughput |
| Erase Granularity | 4 KB sectors, 32 KB blocks, 64 KB blocks, or full chip; allows fine-grained firmware patching |
| Endurance & Retention | 100,000 program-erase cycles per sector; >20-year data retention at 85°C |
| Supply Voltage | 2.7 V to 3.6 V; compatible with 3.3 V logic rails and low-power MCU domains |
| Operating Temp | -40°C to +85°C; qualified for industrial-grade embedded control and IoT edge nodes |
Pinout & Package
W25Q128JVBIM TR uses an 8-pin WSON 6×5-mm package (Package Code P), with exposed pad for thermal dissipation. Pin functions are defined per JEDEC-standard SOIC/WSON layout and confirmed in Winbond datasheet Rev. C Figures 1a–1b and Section 3.3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO during deselect; must transition high→low after power-up before first instruction |
| DO (IO1) | Data Output / Quad I/O 1 | Unidirectional output in Standard SPI; bidirectional in Dual/Quad modes; requires QE=1 for Quad use |
| /WP (IO2) | Write Protect Input / Quad I/O 2 | Hardware lock for status register; repurposed as IO2 when QE=1; not available in Quad mode |
| GND | Ground Reference | Signal and power return; connects to PCB ground plane; critical for noise immunity in high-speed SPI |
| DI (IO0) | Data Input / Quad I/O 0 | Unidirectional input in Standard SPI; bidirectional in Dual/Quad modes; required for all instructions |
| CLK | Serial Clock Input | Master-generated timing signal; supports Mode 0 and Mode 3; DTR requires strict tDSU/tDH alignment |
| /HOLD (IO3) | Hold Input / Quad I/O 3 | Pauses ongoing read/write without deselecting; repurposed as IO3 when QE=1; inactive in Quad mode |
| VCC | Power Supply | 2.7–3.6 V supply; decoupling capacitor (0.1 µF) required near pin per datasheet Section 9.3 |
Key Features
| Feature | Design Value |
|---|---|
| DTR Read Support | Enables double-data-rate reads (0Dh/BDh/EDh) for 2× bandwidth efficiency at same clock frequency |
| Quad Peripheral Interface (QPI) | Reduces instruction overhead via 4-bit command/address/data bus; enables true XIP with minimal latency |
| Program/Erase Suspend | Allows background read access during long erase/program operations-critical for real-time systems |
| Security Registers | Three 256-byte OTP-lockable registers for cryptographic keys, calibration data, or secure boot assets |
| Flexible Protection | Combines hardware (/WP, /HOLD) and software (BPx, TB, SEC, CMP) write locks for multi-layer firmware integrity |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing and executing boot firmware and runtime configuration in programmable logic controllers with space-constrained PCB layouts. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP capability; provides deterministic 133 MHz SPI access timing for deterministic boot sequence. Use Value: Eliminates need for external parallel flash or RAM copy; 4KB sector erase enables over-the-air firmware delta updates without full reflash. | Use Scenario: Holding safety-critical boot code and sensor calibration tables in automotive camera or radar ECUs operating across extended temperature ranges. IC Role / Device Role / Timing Role: Secure, AEC-Q100-aligned (industrial plus grade) firmware repository; supports fast read with DTR for sub-100ms boot time. Use Value: 20-year data retention and 100K endurance ensure reliability over vehicle lifetime; security registers store asymmetric keys for secure boot validation. |
| Medical Device Parameter Archive | IoT Edge Node OTA Storage |
Use Scenario: Archiving device-specific calibration coefficients, usage logs, and regulatory audit trails in portable diagnostic equipment. IC Role / Device Role / Timing Role: Non-volatile parameter storage with hardware write protection (/WP pin) and sector-level locking to prevent accidental overwrite. Use Value: 4KB sector granularity allows independent update of calibration data without disturbing firmware; <1 µA power-down current extends battery life between sessions. | Use Scenario: Hosting firmware images and rollback partitions in battery-powered smart sensors deployed in remote infrastructure monitoring networks. IC Role / Device Role / Timing Role: Dual-image storage medium supporting atomic OTA updates; leverages erase suspend to maintain sensor uptime during background flash writes. Use Value: Quad I/O + QPI reduces update time by >60% vs standard SPI; security registers protect private keys used in TLS handshake and image signature verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128Mb, 104MHz max clock, no DTR support, 3.3V only, SOIC/WSON/TFBGA packages | Lacks DTR and QPI modes; lower max throughput (104MHz vs 133MHz); identical 4KB sector architecture | Select when DTR/QPI are unused and cost sensitivity outweighs performance margin |
| S25FL128SAGMFI000 | 128Mb, 133MHz, supports DTR and QPI, but requires separate /RESET pin; Cypress (Infineon) SFDP v1.6 compliant | Includes dedicated /RESET pin in all packages; deeper SFDP register support for auto-configuration; slightly higher typical power-down current (2.5 µA) | Select when hardware reset independence is mandatory and SFDP-driven initialization is preferred |
Compared with MX25L12833FZC-10G and S25FL128SAGMFI000, W25Q128JVBIM TR uniquely combines DTR read capability, QPI mode, and /HOLD functionality in its 8-pin WSON package-enabling higher bandwidth and smaller footprint where pin count and board area are constrained.
Availability
W25Q128JVBIM TR is available at Aetrix Electronics and suitable for industrial control systems, automotive ADAS modules, medical diagnostics equipment, and IoT edge nodes requiring stable component supply, long-term lifecycle assurance, and guaranteed traceability.
Supply support for W25Q128JVBIM TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions for embedded and industrial markets.
The W25Q series targets high-performance, space-constrained embedded systems requiring reliable code storage, XIP execution, and secure firmware update capabilities-especially where industrial temperature range and long data retention are mandatory.
FAQ
What is the package type and pin count of W25Q128JVBIM TR?
W25Q128JVBIM TR uses an 8-pin WSON 6×5-mm package (Package Code P) with an exposed thermal pad. It has eight terminals: /CS, DO (IO1), /WP (IO2), GND, DI (IO0), CLK, /HOLD (IO3), and VCC. This matches the pinout shown in Winbond's W25Q128JV-DTR datasheet Figure 1b and Section 3.2–3.3.
Does W25Q128JVBIM TR support Quad SPI and QPI modes?
Yes, W25Q128JVBIM TR supports both Quad SPI and QPI modes. Quad SPI requires setting the non-volatile Quad Enable (QE) bit in Status Register-2. QPI mode is entered using instruction 38h and exited with FFh. Both modes use IO0–IO3 bidirectionally and require QE=1; /WP and /HOLD functions are disabled in these modes.
What is the maximum clock frequency supported by W25Q128JVBIM TR in DTR mode?
W25Q128JVBIM TR supports up to 133 MHz SPI clock frequency. In DTR mode (e.g., DTR Fast Read 0Dh/BDh/EDh), this yields effective data rates of 266 Mbps (Dual I/O) or 532 Mbps (Quad I/O), as confirmed in the "Highest Performance Serial Flash" feature list and AC Electrical Characteristics table of the datasheet.
How many program-erase cycles does W25Q128JVBIM TR guarantee per sector?
W25Q128JVBIM TR guarantees a minimum of 100,000 program-erase cycles per sector, as specified in the "Features" section and Electrical Characteristics table of the official Winbond W25Q128JV-DTR datasheet Rev. C. This endurance rating applies to all 4KB sectors across the full 128M-bit array.
Is the /RESET pin available on W25Q128JVBIM TR?
No, W25Q128JVBIM TR does not include a dedicated /RESET pin. As an 8-pin WSON device, it uses the /HOLD pin (Pin 7) which can be configured as /RESET only in 16-pin SOIC or TFBGA packages. In W25Q128JVBIM TR, /HOLD remains functional in Standard/Dual SPI but is repurposed as IO3 in Quad/QPI modes.
W25Q128JVBIM TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 24-TBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI, DTR
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TFBGA (6x8)
W25Q128JVBIM TR FAQ
1.How can I place an order for W25Q128JVBIM TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JVBIM TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JVBIM TR reliable?
The price and inventory of W25Q128JVBIM TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JVBIM TR is usually 5 days.
3.What payment methods are accepted for W25Q128JVBIM TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JVBIM TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JVBIM TR?
W25Q128JVBIM TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JVBIM TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JVBIM TR?
For technical support, including W25Q128JVBIM TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JVBIM TR requirements.
6.How does Aetrix verify that W25Q128JVBIM TR is sourced from the original manufacturer or authorized distributors?
All W25Q128JVBIM TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JVBIM TR meets industry standards.
7.What is the process for return or replacement of W25Q128JVBIM TR?
All W25Q128JVBIM TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JVBIM TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JVBIM TR part is unused and in its original packaging.
Return procedure for W25Q128JVBIM TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JVBIM TR Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

