My Inquiry
My Account
Winbond Electronics Corporation W25Q128JVBIQ TR
- Part No.:
- W25Q128JVBIQ TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
W25Q128JVBIQ TR.pdf
- Description:
- IC FLASH 128MBIT SPI 24TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:889
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JVBIQ TR from Winbond is a 128M-bit (16MB) serial NOR flash memory with Dual/Quad SPI interface, operating from 2.7V to 3.6V, supporting up to 133MHz clock frequency and offering 4KB uniform sector erase granularity. It delivers 66MB/s continuous read throughput in Quad I/O mode and features hardware write protection, 64-bit unique ID, and three 256-byte security registers - deployed in industrial-grade embedded boot code storage and firmware update systems.
For engineers reviewing the W25Q128JVBIQ TR datasheet, W25Q128JVBIQ TR pinout, W25Q128JVBIQ TR application, or W25Q128JVBIQ TR equivalent, key selection criteria include Quad SPI XIP capability, -40°C to +105°C extended temperature rating, JEDEC SFDP compliance, and verified 100K program-erase cycle endurance per sector.
Technical Context
The W25Q128JVBIQ TR implements a standard SPI bus (Mode 0/3) with dual- and quad-I/O extensions enabled via non-volatile QE bit in Status Register-2. Its command set includes Fast Read Quad I/O (EBh), Quad Input Page Program (32h), and Erase/Program Suspend (75h), enabling deterministic interruptible operations critical for real-time firmware updates.
Memory organization comprises 65,536 pages of 256 bytes each, grouped into 4,096 erasable 4KB sectors and 256 erasable 64KB blocks. Security architecture integrates volatile/non-volatile status register bits (BP2–BP0, TB, SEC, CMP), OTP-locked security registers, and power-supply lock-down to prevent unauthorized writes during brown-out conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - supports full firmware images for mid-tier microcontrollers without external memory expansion |
| Interface Protocol | Dual/Quad SPI - enables 266 MHz (Dual) or 532 MHz (Quad) effective data rates for low-pin-count high-bandwidth applications |
| Operating Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic domains and tolerant of industrial supply ripple |
| Temperature Range | -40°C to +105°C - qualified for Industrial Plus grade operation in automotive control units and industrial PLCs |
| Erase Granularity | 4 KB uniform sectors - allows fine-grained parameter storage and over-the-air update partitioning without disturbing adjacent code |
| Endurance & Retention | 100,000 program-erase cycles per sector / 20+ years data retention - validated for field-deployed devices requiring long-term reliability |
| Power Consumption | 1 µA typical in power-down - reduces system standby current in battery-backed or energy-harvesting edge nodes |
Pinout & Package
W25Q128JVBIQ TR uses an 8-pin SOIC 208-mil package (Package Code S) with no dedicated /RESET pin; /HOLD functionality shares Pin 7 and reverts to IO3 in Quad SPI mode.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable controlling SPI transaction initiation and DO high-impedance state during deselect |
| 2 DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional I/O1 in Dual/Quad modes - requires QE=1 for Quad use |
| 3 /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware lock for status register writes; becomes IO2 when QE=1 - active-low, tied high via pull-up if unused |
| 4 GND | Ground Reference | Primary return path for all I/O and core logic; must be low-inductance connection to avoid timing skew |
| 5 DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional I/O0 in Dual/Quad modes - required for all instruction/address/data loading |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference for all SPI transfers; supports up to 133 MHz with defined setup/hold margins |
| 7 /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses ongoing read/write while /CS active; becomes IO3 in Quad mode - not available as /HOLD when QE=1 |
| 8 VCC | Power Supply | Single 2.7–3.6 V supply powering core logic, charge pumps, and I/O buffers - bypass capacitor mandatory |
Key Features
| Feature | Design Value |
|---|---|
| Quad Enable (QE) bit | Non-volatile Status Register-2 bit enabling IO2/IO3 usage - required before any Quad SPI instruction execution |
| Erase/Program Suspend | Supports 75h/7Ah commands to pause and resume background erase/program - essential for time-critical interrupt handling |
| 64-bit Unique Serial Number | Factory-programmed immutable identifier - enables secure device authentication and firmware binding in IoT deployments |
| Three 256-byte Security Registers | OTP-lockable regions for cryptographic keys or calibration data - prevents readback or overwrite after programming |
| JEDEC SFDP Compliance | Standard Flash Discovery Parameter support - allows automatic configuration by host bootloader without hard-coded timing tables |
| Continuous Read with Wrap | 77h command enables burst reads with 8/16/32/64-byte wrap boundaries - eliminates address overflow checks in XIP loops |
Applications
| Industrial Control Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing boot loader and safety-critical firmware for programmable logic controllers (PLCs) operating in harsh factory environments. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP-capable Quad SPI interface enabling direct execution of safety monitor routines. Use Value: 4KB sector erase allows independent updating of diagnostic modules without corrupting main control firmware; -40°C to +105°C rating ensures reliability across thermal cycling. |
Use Scenario: Holding camera sensor initialization code and neural network inference weights in automotive surround-view systems. IC Role / Device Role / Timing Role: High-speed boot memory delivering >60 MB/s read throughput to SoC during cold start to meet ASIL-B boot timing requirements. Use Value: 100K endurance and 20-year retention guarantee firmware integrity over vehicle lifetime; SFDP auto-configuration simplifies ECU software qualification. |
| Medical Device Configuration Storage | Smart Energy Meter Firmware |
Use Scenario: Securing calibration parameters and regulatory-compliant operational logs in portable ultrasound equipment. IC Role / Device Role / Timing Role: Tamper-resistant parameter store using OTP-locked security registers and hardware /WP protection. Use Value: 64-bit unique ID binds calibration data to specific hardware unit; individual sector lock (36h/39h) prevents accidental overwrite of FDA-mandated logs. |
Use Scenario: Hosting DLMS/COSEM protocol stack and tariff update partitions in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Field-upgradable firmware repository supporting A/B partitioning and atomic OTA updates via sector-level erase control. Use Value: Uniform 4KB sectors align with DLMS firmware block sizes; suspend/resume (75h/7Ah) ensures meter remains responsive during remote firmware download. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZNI-08G | 128Mb, 104MHz max clock, SOIC-8, no /HOLD pin, no SFDP register | Lacks Quad SPI suspend/resume and SFDP auto-configuration; lower max frequency limits XIP performance | Choose for cost-sensitive designs where 104MHz read speed suffices and bootloader does not require SFDP parsing |
| S25FL128SAGMFIR00 | 128Mb, 133MHz, SOIC-16 with dedicated /RESET, supports HyperBus interface | Includes hardware /RESET and HyperBus option but larger footprint; no WLCSP/WSON variants | Prefer when system-level reset coordination is required or future migration to HyperBus is planned |
Compared with MX25L12833FZNI-08G and S25FL128SAGMFIR00, W25Q128JVBIQ TR uniquely combines SOIC-8 compactness, Quad SPI suspend/resume, SFDP compliance, and Industrial Plus temperature range - making it optimal for space-constrained, field-upgradable embedded systems demanding both reliability and configurability.
Availability
W25Q128JVBIQ TR is available at Aetrix Electronics and suitable for industrial control firmware storage, automotive ADAS boot memory, medical device configuration storage, and smart energy meter firmware requiring stable component supply across extended temperature and long lifecycle programs.
Supply support for W25Q128JVBIQ TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty DRAM, serial flash, and mobile DRAM solutions for industrial, automotive, and consumer markets.
The W25Q series targets high-reliability embedded systems requiring fast, secure, and flexible non-volatile code and data storage - optimized for XIP, OTA updates, and safety-critical firmware integrity.
FAQ
What is the maximum supported SPI clock frequency for W25Q128JVBIQ TR in Quad I/O mode?
The W25Q128JVBIQ TR supports up to 133 MHz for single-data-rate SPI clocks. In Quad I/O mode using Fast Read Quad I/O (EBh), this yields an effective data rate of 532 MHz (133 MHz × 4), enabling 66 MB/s continuous read throughput as specified in the datasheet's AC Electrical Characteristics table.
Does W25Q128JVBIQ TR include a hardware reset pin (/RESET)?
No, W25Q128JVBIQ TR does not include a dedicated /RESET pin. It uses an 8-pin SOIC 208-mil package (Package Code S) where Pin 7 functions as /HOLD (or IO3 in Quad mode). Hardware reset is only available on SOIC-16 and TFBGA packages - confirmed in Section 2 Features and Package Descriptions.
How is Quad SPI mode enabled on W25Q128JVBIQ TR?
Quad SPI mode is enabled by setting the Quad Enable (QE) bit in Status Register-2 using the Write Status Register-2 (31h) instruction. Once QE = 1, pins /WP and /HOLD become IO2 and IO3 respectively, allowing full Quad I/O operation - a non-volatile setting retained across power cycles.
What is the purpose of the 64-bit Unique ID in W25Q128JVBIQ TR?
The 64-bit Unique ID is factory-programmed and read-only via instruction 4Bh. It provides cryptographically verifiable device identity for secure boot binding, firmware licensing, and anti-counterfeiting - critical for medical, automotive, and industrial applications requiring traceability and authenticity assurance.
Can W25Q128JVBIQ TR perform erase or program operations while servicing read requests?
No - but it supports Erase/Program Suspend (75h) and Resume (7Ah) commands. These allow pausing background erase/program operations to service urgent read requests, then resuming without data loss. This deterministic behavior is essential for real-time systems where latency predictability matters.
W25Q128JVBIQ TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 24-TBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TFBGA (6x8)
W25Q128JVBIQ TR FAQ
1.How can I place an order for W25Q128JVBIQ TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JVBIQ TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JVBIQ TR reliable?
The price and inventory of W25Q128JVBIQ TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JVBIQ TR is usually 5 days.
3.What payment methods are accepted for W25Q128JVBIQ TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JVBIQ TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JVBIQ TR?
W25Q128JVBIQ TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JVBIQ TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JVBIQ TR?
For technical support, including W25Q128JVBIQ TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JVBIQ TR requirements.
6.How does Aetrix verify that W25Q128JVBIQ TR is sourced from the original manufacturer or authorized distributors?
All W25Q128JVBIQ TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JVBIQ TR meets industry standards.
7.What is the process for return or replacement of W25Q128JVBIQ TR?
All W25Q128JVBIQ TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JVBIQ TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JVBIQ TR part is unused and in its original packaging.
Return procedure for W25Q128JVBIQ TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JVBIQ TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
