My Inquiry
My Account
Winbond Electronics Corporation W25Q128JVEIQ TR
- Part No.:
- W25Q128JVEIQ TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128JVEIQ TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,755
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JVEIQ TR from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Standard, Dual, and Quad SPI interfaces with up to 133 MHz clock frequency, 4KB uniform sector architecture, and hardware write protection via /WP and /HOLD pins - deployed in embedded boot code storage, firmware update partitions, and XIP-capable microcontroller systems.
For engineers reviewing the W25Q128JVEIQ TR datasheet, W25Q128JVEIQ TR pinout, W25Q128JVEIQ TR application, or W25Q128JVEIQ TR equivalent, key selection criteria include Quad SPI enable (QE bit), 2.7–3.6V single-supply operation, -40°C to +105°C industrial-plus temperature grade, and 100K program-erase cycle endurance per sector.
Technical Context
The W25Q128JVEIQ TR implements a flexible SPI command set including Standard (DI/DO), Dual (IO0/IO1), and Quad (IO0–IO3) modes, with QE bit in Status Register-2 enabling Quad I/O functionality. Its internal architecture features a 65,536-page (256-byte/page) array, 4,096 erasable 4KB sectors, and 256 erasable 64KB blocks.
It supports JEDEC-standard manufacturer/device ID (9Fh), SFDP register (5Ah), and 64-bit unique serial number (4Bh). Security functions include three 256-byte OTP-lockable security registers, individual sector/block lock (36h/39h), global lock (7Eh/98h), and volatile/non-volatile status register bits for BP, TB, SEC, CMP, SRP, and DRV control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - supports full firmware images for mid-tier MCUs without external memory expansion. |
| SPI Interface Modes | Standard / Dual / Quad SPI - enables scalable bandwidth: up to 532 MB/s effective throughput in Quad I/O Fast Read mode. |
| Max Clock Frequency | 133 MHz - allows high-speed code shadowing and real-time XIP execution on Cortex-M7/M33 or RISC-V cores. |
| Erasing Granularity | 4 KB sectors, 32 KB & 64 KB blocks - permits fine-grained firmware partitioning (e.g., bootloader + app + config sections). |
| Endurance & Retention | 100,000 program-erase cycles per sector; >20-year data retention - suitable for field-upgradable industrial controllers. |
| Operating Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic domains and tolerant of brown-out conditions in battery-backed systems. |
| Temperature Range | -40°C to +105°C - certified for industrial-plus grade applications including motor drives and automotive body control modules. |
| Power-Down Current | 1 µA (typ.) - enables ultra-low-power sleep states in always-on IoT edge nodes and sensor hubs. |
Pinout & Package
W25Q128JVEIQ TR uses an 8-pad WSON 6×5-mm package (Package Code P), with exposed thermal pad. Pin 1 is /CS; Pin 2 is DO (IO1); Pin 3 is /WP (IO2); Pin 4 is GND; Pin 5 is DI (IO0); Pin 6 is CLK; Pin 7 is /HOLD (IO3); Pin 8 is VCC. /HOLD doubles as IO3 in Quad mode when QE=1; /WP doubles as IO2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: asserts device interface; high-impedance DO during deselect; required high→low transition before instruction acceptance. |
| DO (IO1) (Pin 2) | Data Output / Bidirectional I/O | Standard SPI output only; becomes bidirectional IO1 in Dual/Quad mode - used for read data and status in all supported protocols. |
| /WP (IO2) (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware lock for status register writes; becomes IO2 in Quad mode when QE=1 - enables 4-line data transfer path. |
| GND (Pin 4) | Ground Reference | Primary return path for VCC and I/O signals; must be low-inductance connection to minimize noise in high-speed SPI timing. |
| DI (IO0) (Pin 5) | Data Input / Bidirectional I/O | Standard SPI input only; becomes bidirectional IO0 in Dual/Quad mode - carries instructions, addresses, and program data. |
| CLK (Pin 6) | Serial Clock Input | Edge-triggered timing reference: rising edge for input, falling edge for output - supports SPI Mode 0 and Mode 3. |
| /HOLD (IO3) (Pin 7) | Hold Input / Bidirectional I/O | Pauses active operations while /CS remains low; becomes IO3 in Quad mode when QE=1 - essential for multi-device SPI bus sharing. |
| VCC (Pin 8) | Power Supply | Single 2.7–3.6 V supply; powers core logic, charge pumps, and I/O buffers - requires local 1 µF + 0.1 µF decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| Quad Enable (QE) bit | Non-volatile Status Register-2 bit enabling IO2/IO3 use - required to activate full 4-line data bus for 532 MB/s throughput. |
| Erase/Program Suspend & Resume | 75h/7Ah instructions allow background erase or program to pause/resume - critical for real-time systems requiring deterministic latency. |
| Individual Sector/Block Lock | 36h/39h commands provide per-sector write protection independent of BP bits - enables secure bootloader + user-app separation. |
| 64-bit Unique Serial Number | Read via 4Bh instruction - enables device-level traceability, license binding, and anti-cloning in certified industrial equipment. |
| Security Registers (3 × 256 B) | OTP-lockable regions for keys, certificates, or calibration data - protected by LB1–LB3 bits and erase/program security instructions (42h/44h/48h). |
| Continuous Read with Wrap | 77h instruction enables burst reads with 8/16/32/64-byte wrap - eliminates address overhead for streaming audio or video buffers. |
Applications
| Industrial PLC Firmware Storage | Automotive Body Control Module |
|---|---|
|
Use Scenario: Storing boot firmware, configuration tables, and diagnostic logs in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Primary non-volatile code and parameter storage with XIP support for fast startup and runtime updates. Use Value: 4KB sector granularity enables atomic firmware patching; 100K-cycle endurance ensures 10+ years of field updates; -40°C to +105°C rating guarantees reliability under thermal cycling. |
Use Scenario: Holding vehicle-specific calibration data, ECU boot code, and OTA update staging area in body control units. IC Role / Device Role / Timing Role: Secure, high-reliability flash memory interfaced via Quad SPI to reduce boot time and support encrypted firmware validation. Use Value: 64-bit unique ID enables VIN-linked firmware binding; security registers store cryptographic keys; hardware /WP prevents accidental corruption during power transients. |
| Medical Imaging Device Bootloader | Smart Energy Meter Firmware |
|
Use Scenario: Hosting certified bootloader and safety-critical initialization routines in portable ultrasound and MRI subsystems. IC Role / Device Role / Timing Role: Trusted boot source with tamper-resistant storage for signed firmware images and runtime integrity checks. Use Value: Individual sector lock (36h) isolates bootloader region from application updates; SFDP register (5Ah) provides standardized timing parameters for safe initialization. |
Use Scenario: Storing AMI firmware, tariff tables, and metering history logs in utility-grade smart meters deployed outdoors. IC Role / Device Role / Timing Role: Long-life, low-power flash memory supporting remote firmware upgrades over narrowband PLC or RF links. Use Value: 1 µA power-down current extends battery life in backup-powered meters; 20-year data retention meets ANSI C12.19 compliance; TFBGA-compatible pinout allows compact layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 128 M-bit, 104 MHz max clock, SOIC-8 only, no /HOLD pin, no security registers, no unique ID | Lacks Quad I/O, suspend/resume, and security features - suitable for cost-sensitive, non-secure legacy designs | Select when Quad SPI, security, or industrial-plus temp grade are not required; verify /HOLD absence does not impact bus arbitration. |
| S25FL128SAGMFI000 | 128 M-bit, 133 MHz, supports Octal DTR mode, includes ECC, 1.8 V option, different SFDP layout | Higher bandwidth and built-in error correction - suited for high-integrity storage in aerospace or rail systems | Choose for ECC-critical applications or future-proofing with Octal-ready controllers; note pinout differs (16-pin SOIC or BGA). |
Compared with MX25L12833FZC-10G, W25Q128JVEIQ TR delivers Quad SPI, security registers, and suspend/resume - essential for secure, upgradable industrial firmware. Against S25FL128SAGMFI000, it trades Octal/ECC capability for lower cost and broader ecosystem compatibility in standard SPI-based MCU platforms.
Availability
W25Q128JVEIQ TR is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, and medical device manufacturing requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for W25Q128JVEIQ TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, serial flash, and mobile RAM solutions since 1987.
The W25Q series targets embedded systems needing high-speed, secure, and reliable serial NOR flash - designed specifically for code execution, firmware storage, and parameter retention in industrial, automotive, and networking applications.
FAQ
What is the package type and footprint of W25Q128JVEIQ TR?
W25Q128JVEIQ TR uses an 8-pad WSON 6×5-mm package (JEDEC MO-241AC) with exposed thermal pad. It shares pinout compatibility with other W25Q128JV variants in SOIC-8 and WSON-8 packages, but differs from SOIC-16 and TFBGA versions that include dedicated /RESET. The footprint requires 0.5 mm pitch pads and controlled solder reflow profile per Winbond's AN-1007 guidelines.
Does W25Q128JVEIQ TR support hardware reset (/RESET pin)?
No, W25Q128JVEIQ TR does not include a dedicated /RESET pin. That function is only available on SOIC-16 (Package Code F) and TFBGA (Package Codes B/C) variants. W25Q128JVEIQ TR relies on software reset (66h + 99h instructions) or power-cycle recovery. Its /HOLD pin (Pin 7) serves as IO3 in Quad mode but cannot substitute for hardware reset.
How do I enable Quad SPI mode on W25Q128JVEIQ TR?
To enable Quad SPI on W25Q128JVEIQ TR, set the Quad Enable (QE) bit in Status Register-2 using Write Status Register-2 (31h) instruction. After QE=1, /WP (Pin 3) and /HOLD (Pin 7) become IO2 and IO3 respectively. Confirm activation by reading SR2 (35h) and verifying bit 1 = 1. Note: QE is non-volatile and persists across power cycles unless cleared.
What is the minimum voltage required for W25Q128JVEIQ TR to operate reliably?
W25Q128JVEIQ TR requires a minimum supply voltage of 2.7 V for guaranteed operation across its full -40°C to +105°C temperature range. Below 2.7 V, write operations may fail, status register reads become unreliable, and Quad SPI mode may deactivate. The device enters power-down state at <1 µA below 2.0 V, but recovery requires full VCC ramp to ≥2.7 V before issuing commands.
Can W25Q128JVEIQ TR be used for execute-in-place (XIP) applications?
Yes, W25Q128JVEIQ TR supports true XIP via Fast Read Quad I/O (EBh) and Continuous Read (77h) instructions. With 133 MHz clock and 4-line data bus, it delivers up to 532 MB/s effective throughput - sufficient for direct code execution on ARM Cortex-M7/M33 or RISC-V cores without copying to RAM. XIP requires controller support for Quad SPI opcodes and proper cache coherency handling.
W25Q128JVEIQ TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25Q128JVEIQ TR FAQ
1.How can I place an order for W25Q128JVEIQ TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JVEIQ TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JVEIQ TR reliable?
The price and inventory of W25Q128JVEIQ TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JVEIQ TR is usually 5 days.
3.What payment methods are accepted for W25Q128JVEIQ TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JVEIQ TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JVEIQ TR?
W25Q128JVEIQ TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JVEIQ TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JVEIQ TR?
For technical support, including W25Q128JVEIQ TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JVEIQ TR requirements.
6.How does Aetrix verify that W25Q128JVEIQ TR is sourced from the original manufacturer or authorized distributors?
All W25Q128JVEIQ TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JVEIQ TR meets industry standards.
7.What is the process for return or replacement of W25Q128JVEIQ TR?
All W25Q128JVEIQ TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JVEIQ TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JVEIQ TR part is unused and in its original packaging.
Return procedure for W25Q128JVEIQ TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JVEIQ TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
